

# Single and Dual Single Supply Ultra-Low Noise, Low Distortion Rail-to-Rail Output, Op Amp

## ISL28191, ISL28291

The ISL28191 and ISL28291 are tiny single and dual ultra-low noise, ultra-low distortion operational amplifiers. They are fully specified to operate down to +3V single supply. These amplifiers have outputs that swing rail-to-rail and an input common mode voltage that extends to ground (ground sensing).

The ISL28191 and ISL28291 are unity gain stable with an input referred voltage noise of 1.7nV/ $\sqrt{\text{Hz}}$ . Both parts feature 0.00018% THD+N at 1kHz.

The ISL28191 is available in the space-saving 6 Ld UTDFN (1.6mmx1.6mm) and 6 Ld SOT-23 packages. The ISL28291 is available in the 8 Ld SOIC, 10 Ld 1.8mmx1.4mm UTQFN and 10 Ld MSOP packages. All devices are guaranteed over -40 °C to +125 °C.

## **Ordering Information**

| PART NUMBER<br>(Note 5)      | PART<br>MARKING  | PACKAGE<br>(Pb-free) | PKG.<br>DWG. # |  |
|------------------------------|------------------|----------------------|----------------|--|
| ISL28191FHZ-T7 (Notes 1, 2)  | GABJ<br>(Note 4) | 6 Ld SOT-23          | P6.064A        |  |
| ISL28191FRUZ-T7 (Notes 1, 3) | M8               | 6 Ld UTDFN           | L6.1.6x1.6A    |  |
| ISL28291FUZ (Note 2)         | 8291Z            | 10 Ld MSOP           | M10.118A       |  |
| ISL28291FUZ-T7 (Notes 1, 2)  | 8291Z            | 10 Ld MSOP           | M10.118A       |  |
| ISL28291FBZ (Note 2)         | 28291 FBZ        | 8 Ld SOIC            | M8.15E         |  |
| ISL28291FBZ-T7 (Notes 1, 2)  | 28291 FBZ        | 8 Ld SOIC            | M8.15E         |  |
| ISL28291FRUZ-T7 (Notes 1, 3) | F                | 10 Ld UTQFN          | L10.1.8x1.4A   |  |
| ISL28191EVAL1Z               | Evaluation Board |                      |                |  |
| ISL28291EVAL1Z               | Evaluation Board |                      |                |  |

### NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. The part marking is located on the bottom of the part.
- For Moisture Sensitivity Level (MSL), please see device information page for ISL28191, ISL28291. For more information on MSL please see techbrief TB363.

### **Features**

- 1.7nV/√Hz input voltage noise at 1kHz
- 1kHz THD+N typical 0.00018% at 2V<sub>P-P</sub> V<sub>OUT</sub>
- Harmonic Distortion -76dBc, -70dBc, fo = 1MHz
- · 61MHz -3dB bandwidth
- 630µV maximum offset voltage
- · 3µA input bias current
- · 100dB typical CMRR
- · 3V to 5.5V single supply voltage range
- · Rail-to-rail output
- · Ground Sensing
- Enable pin (not available in the 8 Ld SOIC package option)
- · Pb-free (RoHS compliant)


## Applications


- · Low noise signal processing
- · Low noise microphones/preamplifiers
- · ADC buffers
- · DAC output amplifiers
- Digital scales
- Strain gauges/sensor amplifiers
- Radio systems
- · Portable equipment
- · Infrared detectors


### **Related Literature**


 AN1343: ISL2829xEVAL1Z, ISL5529xEVAL1Z Evaluation Board User's Guide


## **Pin Configurations**











## **Pin Descriptions**

|                           | op                       | •                       |                          |                           |                       |   |                    |
|---------------------------|--------------------------|-------------------------|--------------------------|---------------------------|-----------------------|---|--------------------|
| ISL28191<br>(6 Ld SOT-23) | ISL28191<br>(6 Ld UTDFN) | ISL28291<br>(8 Ld SOIC) | ISL28291<br>(10 Ld MSOP) | ISL28291<br>(10 Ld UTQFN) | PIN<br>NAME           | FUNCTION  | EQUIVALENT CIRCUIT |
| 4                         | 2                        | 2 (A)<br>6 (B)          | 2 (A)<br>8 (B)           | 1 (A)<br>7 (B)            | IN-<br>INA<br>INB     | Inverting input   | IN- DIN+ Circuit 1 |
| 3                         | 3                        | 3 (A)<br>5 (B)          | 3 (A)<br>7 (B)           | 2 (A)<br>6 (B)            | IN+<br>IN+_B<br>IN+_B | Non-inverting input   | (See circuit 1)    |
| 2                         | 4                        | 4                       | 4                        | 3                         | V-                    | Negative supply   |                    |
| 1                         | 1                        | 1 (A)<br>7 (B)          | 1 (A)<br>9 (B)           | 10 (A)<br>8 (B)           | OUT_A<br>OUT_B        | Output  | OUT OUT OUT OUT    |
| 6                         | 6                        | 8                       | 10                       | 9                         | V+                    | Positive supply   |                    |
| 5                         | 5                        | N/A                     | 5 (A)<br>6 (B)           | 4 (A)<br>5 (B)            | EN_A<br>EN_B          | Enable BAR pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state. | EN D V-            |

Submit Document Feedback 3 intersil FN6156.10
July 22, 2014

### Absolute Maximum Ratings (TA = +25°C)

| Supply Voltage                   |
|----------------------------------|
| Supply Turn On Voltage Slew Rate |
| Differential Input Current       |
| Differential Input Voltage       |
| Input Voltage                    |
| ESD Tolerance                    |
| Human Body Model 3kV             |
| Machine Model                    |
| Charged Device Model (CDM)       |

### **Thermal Information**

| Thermal Resistance (Typical)             | $\theta_{JA}$ (°C/W) | θ <sub>JC</sub> (°C/W) |
|--|----------------------|------------------------|
| 6 Ld SOT-23 Package (Notes 6, 9)         | 170                  | 105                    |
| 6 Ld UTDFN Package (Notes 7, 8)          | 125                  | 80                     |
| 8 Ld SOIC Package (Notes 6, 9)           | 110                  | 82                     |
| 10 Ld MSOP Package (Notes 6, 9)          | 175                  | 90                     |
| 10 Ld UTQFN Package (Notes 6, 9)         | 190                  | 140                    |
| Storage Temperature Range                |                      | 65°C to +150°C         |
| Pb-Free Reflow Profile                   |                      | see link below         |
| http://www.intersil.com/pbfree/Pb-FreeRe | eflow.asp            |                        |

### **Operating Conditions**

| Ambient Operating Temperature Range           | 40°C to +125°C |
|---|----------------|
| <b>Maximum Operating Junction Temperature</b> | +125°C         |
| Supply Voltage                                | 3V to 5.5V     |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE

- 6. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 7. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>18379</u>.
- 8. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- 9. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications** V+ = 5.0V, V- = GND, R<sub>L</sub> = Open, R<sub>F</sub> =  $1k\Omega$ , A<sub>V</sub> = -1 unless otherwise specified. Parameters are per amplifier. Typical values are at V+= 5V, T<sub>A</sub> = +25 °C. **Boldface limits apply over the operating temperature range, -40 °C to +125 °C.** 

| PARAMETER                        | DESCRIPTION                            | CONDITIONS                                 | MIN<br>(Note 10) | TYP  | MAX<br>(Note 10) | UNIT  |
|----------------------------------|--|--|------------------|--|------------------|-------|
| DC SPECIFICATI                   |  | CONDITIONS                                 | (Note 10)        |  | (Note 10)        | OMI   |
|                                  |  |  |                  | 270  | 630              | μV    |
| v <sub>os</sub>                  | Input Offset Voltage                   |  |                  | 270  |                  | μν    |
|                                  |  |  |                  | <del>                                     </del> | 840              |       |
| $\frac{\Delta V_{OS}}{\Delta T}$ | Input Offset Drift vs Temperature      | Figure 21                                  |                  | 3.1  |                  | μV/°C |
| I <sub>IO</sub>                  | Input Offset Current                   |  |                  | 35   | 500              | nA    |
|                                  |  |  |                  |  | 900              |       |
| I <sub>B</sub>                   | Input Bias Current                     |  |                  | 3  | 6                | μΑ    |
|                                  |  |  |                  |  | 7                |       |
| CMIR                             | Common-Mode Input Range                |  | 0                |  | 3.8              | ٧     |
| CMRR                             | Common-Mode Rejection Ratio            | V <sub>CM</sub> = 0V to 3.8V               | 78               | 100  |                  | dB    |
| PSRR                             | Power Supply Rejection Ratio           | V <sub>S</sub> = 3V to 5V                  | 74               | 80   |                  | dB    |
| A <sub>VOL</sub>                 | Large Signal Voltage Gain              | $V_0 = 0.5V \text{ to 4V}, R_L = 1k\Omega$ | 90               | 98   |                  | dB    |
|                                  |  |  | 86               |  |                  |       |
| V <sub>OUT</sub>                 | Maximum Output Voltage Swing           | Output low, $R_L = 1 k\Omega$              |                  | 20   | 50               | mV    |
|                                  |  |  |                  |  | 80               |       |
|                                  |  | Output high, $R_L = 1k\Omega$ , $V+ = 5V$  | 4.95             | 4.97   |                  | ٧     |
|                                  |  |  | 4.92             |  |                  |       |
| I <sub>S,ON</sub>                | Supply Current per Amplifier, Enabled  |  |                  | 2.6  | 3.5              | mA    |
|                                  |  |  |                  |  | 3.9              |       |
| I <sub>S,OFF</sub>               | Supply Current per Amplifier, Disabled |  |                  | 26   | 35               | μA    |
|                                  |  |  |                  |  | 48               |       |
| I <sub>0</sub> +                 | Short-Circuit Output Current           | $R_L = 10\Omega$                           | 95               | 130  |                  | mA    |
| •                                | ·                                      | _  | 90               |  |                  |       |

Submit Document Feedback 4 intersil FN6156.10
July 22, 2014

**Electrical Specifications** V+ = 5.0V, V- = GND,  $R_L$  = Open,  $R_F$  = 1k $\Omega$ ,  $A_V$  = -1 unless otherwise specified. Parameters are per amplifier. Typical values are at V+= 5V,  $T_A$  = +25°C. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

| PARAMETER                                    | DESCRIPTION  | CONDITIONS   | MIN<br>(Note 10) | TYP    | MAX<br>(Note 10) | UNIT   |
|--|--|--|------------------|--------|------------------|--------|
| I <sub>0</sub> -                             | Short-Circuit Output Current   | $R_L = 10\Omega$   | 95               | 130    |                  | mA     |
|  |  |  | 90               |        |                  |        |
| V <sub>SUPPLY</sub>                          | Supply Operating Range   | V+ to V-   | 3                |        | 5.5              | ٧      |
| V <sub>ENH</sub>                             | EN High Level  | Referred to V-   | 2                |        |                  | ٧      |
| VENL   | EN Low Level   | Referred to V-   |                  |        | 0.8              | V      |
| IENH   | EN Pin Input High Current  | V <sub>EN</sub> = V+   |                  | 0.8    | 1.1              | μΑ     |
|  |  |  |                  |        | 1.3              |        |
| IENL   | EN Pin Input Low Current   | V <sub>EN</sub> = V-   |                  | 20     | 80               | nA     |
|  |  |  |                  |        | 100              |        |
| AC SPECIFICATIO                              | NS   | 1  |                  |        |                  |        |
| GBW  | -3dB Unity Gain Bandwidth  | $R_F = 0\Omega$ , $C_L = 20pF$ , $A_V = 1$ , $R_L = 10k\Omega$   |                  | 61     |                  | MHz    |
| THD+N  | Total Harmonic Distortion + Noise                                      | $f = 1kHz$ . $V_{OUT} + 2V_{P-P}$ , $A_V = +1$ , $R_L = 10k\Omega$   |                  | 0.0001 |                  | %      |
|  |  |  |                  | 8      |                  |        |
| HD   | 2nd Harmonic Distortion  | 2V <sub>P-P</sub> output voltage, A <sub>V</sub> = 1   |                  | -76    |                  | dBc    |
| (1MHz)                                       | 3rd Harmonic Distortion  |  |                  | -70    |                  | dBc    |
| ISO  | Off-state Isolation  f <sub>O</sub> = 100kHz                           | $A_V = +1, V_{IN} = 100 \text{mV}_{P-P}, R_F = 0\Omega$<br>$C_I = 20 \text{pF}, A_V = 1, R_I = 10 \text{k}\Omega$        |                  | -38    |                  | dB     |
| X-TALK                                       | Channel-to-Channel Crosstalk   | $V_S = \pm 2.5V$ , $A_V = +1$ , $V_{IN} = 1V_{P-P}$ ,  |                  | -105   |                  | dB     |
| ISL28291                                     | f <sub>0</sub> = 100kHz  | $R_F = 0\Omega$ , $C_L = 20pF$ , $A_V = 1$ , $R_L = 10k\Omega$   |                  |        |                  |        |
| PSRR   | Power Supply Rejection Ratio<br>f <sub>0</sub> = 100kHz                | $V_S = \pm 2.5V$ , $A_V = +1$ , $V_{SOURCE} = 1V_{P-P}$ , $R_F = 0\Omega$ , $C_L = 20pF$ , $A_V = 1$ , $R_L = 10k\Omega$ |                  | -70    |                  | dB     |
| CMRR   | Common Mode Rejection Ratio<br>f <sub>0</sub> = 100kHz                 | $V_S = \pm 2.5V$ , $A_V = +1$ , $V_{CM} = 1V_{P-P}$ , $R_F = 0\Omega$ , $C_L = 20pF$ , $A_V = 1$ , $R_L = 10k\Omega$     |                  | -65    |                  | dB     |
| e <sub>n</sub>                               | Input Referred Voltage Noise   | f <sub>O</sub> = 1kHz  |                  | 1.7    |                  | nV/√Hz |
| i <sub>n</sub>                               | Input Referred Current Noise   | f <sub>O</sub> = 1kHz  |                  | 1.8    |                  | pA/√Hz |
| TRANSIENT RESP                               | PONSE  |  | •                |        |                  |        |
| SR   | Slew Rate  |  | 12               | 17     |                  | V/µs   |
|  |  |  | 12               |        |                  |        |
| t <sub>r</sub> , t <sub>f</sub> , Small      | Rise Time, t <sub>r</sub> 10% to 90%                                   | $A_V = 1$ , $V_{OUT} = 0.1V_{P-P}$ , $R_L = 10k\Omega$ , $C_L = 1.2pF$   |                  | 7      |                  | ns     |
| Signal                                       | Fall Time, t <sub>f</sub> 90% to 10%                                   |  |                  | 12     |                  | ns     |
| t <sub>r</sub> , t <sub>f</sub> Large Signal | Rise Time, t <sub>r</sub> 10% to 90%                                   | $A_V = 2$ , $V_{OUT} = 1V_{P-P}$ ; $R_L = 10k\Omega$ ,   |                  | 44     |                  | ns     |
|  | Fall Time, t <sub>f</sub> 90% to 10%                                   | $R_F/R_G = 499\Omega/499\Omega$ , $C_L = 1.2pF$  |                  | 50     |                  | ns     |
|  | Rise Time, t <sub>r</sub> 10% to 90%                                   | $A_V = 2$ , $V_{OUT} = 4.7V_{P-P}$ ; $R_L = 10k\Omega$ ,   |                  | 190    |                  | ns     |
|  | Fall Time, t <sub>f</sub> 90% to 10%                                   | $R_F/R_G = 499\Omega/499\Omega$ , $C_L = 1.2pF$  |                  | 190    |                  | ns     |
| t <sub>EN</sub>                              | ENABLE to Output Turn-on Delay Time; 10% EN - 10% V <sub>OUT</sub>     | $A_V = 1$ , $V_{OUT} = 1$ VDC, $R_L = 10$ k $\Omega$ , $C_L = 1.2$ pF  |                  | 330    |                  | ns     |
|  | ENABLE to Output Turn-off Delay Time;<br>10% EN - 10% V <sub>OUT</sub> | $A_V = 1$ , $V_{OUT} = OVDC$ , $R_L = 10k\Omega$ , $C_L = 1.2pF$   |                  | 50     |                  | ns     |

### NOTE:

10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Submit Document Feedback 5 Intersil 5 Intersil 5 July 22, 2014

## **Typical Performance Curves**




FIGURE 1. GAIN vs FREQUENCY FOR VARIOUS RLOAD




FIGURE 3. -3dB BANDWIDTH vs V<sub>OUT</sub>




FIGURE 5. INPUT IMPEDANCE vs FREQUENCY




FIGURE 2. GAIN vs FREQUENCY FOR VARIOUS  $C_{\mbox{\scriptsize LOAD}}$ 




FIGURE 4. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 6. DISABLED OUTPUT IMPEDANCE vs FREQUENCY

FN6156.10 Submit Document Feedback 6 intersil




FIGURE 7. ENABLED OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 9. PSRR vs FREQUENCY




FIGURE 11. CHANNEL TO CHANNEL CROSSTALK vs FREQUENCY




FIGURE 8. CMRR vs FREQUENCY




FIGURE 10. OFF ISOLATION vs FREQUENCY




FIGURE 12. THD+N vs FREQUENCY




FIGURE 13. THD+N @ 1kHz vs V<sub>OUT</sub>




FIGURE 14. INPUT REFERRED NOISE VOLTAGE vs FREQUENCY




FIGURE 15. INPUT REFERRED NOISE CURRENT vs FREQUENCY




FIGURE 16. ENABLE/DISABLE TIMING




FIGURE 17. SMALL SIGNAL STEP RESPONSE




FIGURE 18. LARGE SIGNAL (1V) STEP RESPONSE

Submit Document Feedback FN6156.10 intersil July 22, 2014




FIGURE 19. LARGE SIGNAL (4.7V) STEP RESPONSE




FIGURE 20. SUPPLY CURRENT vs TEMPERATURE,  $V_S = \pm 2.5V$  ENABLED,  $R_L = INF$ 




FIGURE 21.  $V_{OS}$  vs TEMPERATURE,  $V_S = \pm 2.5V$ 




FIGURE 22.  $I_{BIAS+}$  vs TEMPERATURE,  $V_S = \pm 2.5V$ 




FIGURE 23.  $I_{BIAS}$  vs TEMPERATURE,  $V_S = \pm 2.5V$ 




FIGURE 24.  $I_{10}$  vs TEMPERATURE,  $V_S = \pm 2.5V$ 




FIGURE 25. CMRR vs TEMPERATURE, VCM = 3.8V,  $V_S = \pm 2.5V$ 




FIGURE 26. PSRR vs TEMPERATURE ±1.5V TO ±2.5V




FIGURE 27. POSITIVE  $V_{OUT}$  vs TEMPERATURE,  $R_L = 1 k V_S = \pm 2.5 V$ 




FIGURE 28. NEGATIVE  $V_{OUT}$  vs TEMPERATURE,  $R_L = 1k$  $V_{S} = \pm 2.5V$ 




FIGURE 29. INPUT COMMON MODE VOLTAGE vs TEMPERATURE

10 intersil FN6156.10 July 22, 2014

## **Applications Information**

### **Product Description**

The ISL28191 and ISL28291 are voltage feedback operational amplifiers designed for communication and imaging applications requiring low distortion, very low voltage and current noise. Both parts feature high bandwidth while drawing moderately low supply current. They use a classical voltage-feedback topology, which allows them to be used in a variety of applications where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier.

### **Enable/Power-Down**

The ISL28191 and ISL28291 amplifiers are disabled by applying a voltage greater than 2V to the  $\overline{\text{EN}}$  pin, with respect to the V- pin. In this condition, the output(s) will be in a high impedance state and the amplifier(s) current will be reduced to  $13\mu\text{A/Amp}$ . By disabling the part, multiple parts can be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the  $\overline{\text{EN}}$  pin. The  $\overline{\text{EN}}$  pin also has an internal pull-down. If left open, the  $\overline{\text{EN}}$  pin will pull to the negative rail and the device will be enabled by default.

### **Input Protection**

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. Both parts have additional back-to-back diodes across the input terminals (as shown in Figure 30). In pulse applications where the input Slew Rate exceeds the Slew Rate of the amplifier, the possibility exists for the input protection diodes to become forward biased. This can cause excessive input current and distortion at the outputs. If overdriving the inputs is necessary, the external input current must never exceed 5mA. An external series resistor may be used to limit the current, as shown in Figure 30.




FIGURE 30. LIMITING THE INPUT CURRENT TO LESS THAN 5mA

### **Using Only One Channel**

The ISL28291 is a dual channel op amp. If the application only requires one channel when using the ISL28291, the user must configure the unused channel to prevent it from oscillating. Oscillation can occur if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 31).



FIGURE 31. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

## Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a 4.7µF tantalum capacitor in parallel with a 0.01µF capacitor has been shown to work well when placed at each supply pin.

For good AC performance, parasitic capacitance should be kept to a minimum, especially at the inverting input. When ground plane construction is used, it should be removed from the area near the inverting input to minimize any stray capacitance at that node. Carbon or Metal-Film resistors are acceptable with the Metal-Film resistors giving slightly less peaking and bandwidth because of additional series inductance. Use of sockets, particularly for the SOIC package, should be avoided if possible. Sockets add parasitic inductance and capacitance, which will result in additional peaking and overshoot.

### **Current Limiting**

The ISL28191 and ISL28291 have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device. This is why the output short circuit current is specified and tested with  $R_{L}$  =  $10\Omega_{\cdot}$ 

Submit Document Feedback 11 intersil FN6156.10
July 22, 2014

### **Power Dissipation**

It is possible to exceed the  $+125\,^{\circ}$  C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

### where:

- P<sub>DMAXTOTAL</sub> is the sum of the maximum power dissipation of each amplifier in the package (PD<sub>MAX</sub>)
- PD<sub>MAX</sub> for each amplifier can be calculated in Equation 2:

$$PD_{MAX} = 2*V_S \times I_{SMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}$$
(EQ. 2)

### where:

- T<sub>MAX</sub> = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- V<sub>S</sub> = Supply voltage
- I<sub>MAX</sub> = Maximum supply current of 1 amplifier
- V<sub>OUTMAX</sub> = Maximum output voltage swing of the application
- R<sub>L</sub> = Load resistance

Submit Document Feedback 12 intersil FN6156.10
July 22, 2014

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE             | REVISION  | CHANGE   |
|------------------|-----------|--|
| July 22, 2014    | FN6156.10 | Updated location of note references. Updated Theta JA in the "Thermal Information" table on page 4 and added Theta JC to table.  |
| January 18, 2012 | FN6156.9  | Page 1 - Ordering Information Update: Added Eval Board ISL28191EVAL1Z Changed micro TDFN and TQFN to Ultra matching POD Description Added SOT-23 Note Page 10 - Typical Performance Curves: Added Figure 29 - INPUT COMMON MODE VOLTAGE vs TEMPERATURE |

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Submit Document Feedback 13 intersil FN6156.10
July 22, 2014


### P6.064A


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10






**END VIEW** 









### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


Submit Document Feedback 14 intersil FN6156.10
July 22, 2014


## Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)






**BOTTOM VIEW** 





**DETAIL A** 



**L6.1.6x1.6A**6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

|        | N    |         |      |       |
|--------|------|---------|------|-------|
| SYMBOL | MIN  | NOMINAL | MAX  | NOTES |
| Α      | 0.45 | 0.50    | 0.55 | -     |
| A1     | -    | -       | 0.05 | -     |
| A3     |      | -       |      |       |
| b      | 0.15 | 0.20    | 0.25 | -     |
| D      | 1.55 | 1.60    | 1.65 | 4     |
| D2     | 0.40 | 0.45    | 0.50 | -     |
| Е      | 1.55 | 1.60    | 1.65 | 4     |
| E2     | 0.95 | 1.00    | 1.05 | -     |
| е      |      | -       |      |       |
| L      | 0.25 | 0.30    | 0.35 | -     |


Rev. 1 6/06


#### NOTES:


- 1. Dimensions are in mm. Angles in degrees.
- Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall not exceed 0.08mm.
- 3. Warpage shall not exceed 0.10mm.
- Package length/package width are considered as special characteristics.
- 5. JEDEC Reference MO-229.
- 6. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.


Submit Document Feedback 15 intersil FN6156.10
July 22, 2014


### M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09











### NOTES:


- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- $2. \quad \hbox{Dimensioning and tolerancing conform to AMSE Y14.5m-1994}.$
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension does not include interlead flash or protrusions.
   Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.

Submit Document Feedback 16 intersil FN6156.10
July 22, 2014

### L10.1.8x1.4A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 6, 8/13

TYPICAL RECOMMENDED LAND PATTERN



### NOTES:


- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- ${\bf 2.} \quad {\bf Dimensioning\ and\ tolerancing\ conform\ to\ ASME\ Y14.5m-1994}.$
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05


DETAIL "X"


- 4. Lead width dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. JEDEC reference MO-255.
- <u>6.</u> The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.


Submit Document Feedback 17 intersil FN6156.10
July 22, 2014


## M10.118A (JEDEC MO-187-BA) 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09











TYPICAL RECOMMENDED LAND PATTERN

### NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP10L.

Submit Document Feedback 18 intersil FN6156.10
July 22, 2014