MAX17521

60V, 1A, Dual-Output, High-Efficiency, Synchronous Step-Down DC-DC Converter

General Description

The MAX17521 dual-output, high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs operates over a 4.5V to 60V input. The converter can deliver up to 1A at each output. Each output is programmable from 0.9V to 92%V $_{IN}$. The feedback voltage regulation accuracy over -40°C to +125°C is $\pm 1.7\%$.

The MAX17521 uses peak-current-mode control. Each output can be operated in the pulse-width modulation (PWM) or pulse-frequency modulation (PFM) control schemes.

The MAX17521 is available in a 24-pin (4mm x 5mm) TQFN package. Simulation models are available.

Applications


- Industrial Control Power Supplies
- CPU. DSP. or FPGA Power
- Distributed Supply Regulation
- General-Purpose Point of Load

Ordering Information appears at end of data sheet.

Benefits and Features

- Reduces External Components and Total Cost
 - · No Schottky—Synchronous Operation
 - All-Ceramic Capacitors, Compact Layout
- Reduces Number of DC-DC Regulators to Stock
 - · Wide 4.5V to 60V Input
 - Each Output Adjustable From 0.9V to 92%V_{IN}
 - Pin-Selectable 560kHz or 300kHz Switching Frequency
 - · Independent Input Voltage Pin for Each Output
- Reduces Power Dissipation
 - Peak Efficiency > 90%
 - PFM Mode Enables Enhanced Light-Load Efficiency
 - 1µA Shutdown Current
- Operates Reliably in Adverse Industrial Environments
 - · Hiccup Mode Overload Protection
 - Adjustable Soft-Start Pin for Each Output
 - Built-In Output Voltage Monitoring with RESET for Each Output
 - · Adjustable EN/UVLO Threshold for Each Output
 - · Monotonic Startup Into Prebiased Load
 - · Overtemperature Protection
 - High Industrial -40°C to +125°C Ambient Operating Temperature Range/-40°C to +150°C Junction Temperature Range

Typical Application Circuit





Absolute Maximum Ratings

| V _{IN} to PGND | 0.3V to +65V | Output Short-Circuit Duration | Continuous |
|--|---------------------------------|--|----------------------------------|
| EN/UVLO_ to SGND0 | | Junction Temperature | +150°C |
| LX_ to PGND0 | .3V to (V _{IN} + 0.3V) | Storage Temperature Range | 65°C to +160°C |
| FB_, RESET_, FSEL, MODE_, | ···- | Lead Temperature (soldering, 10s) | +300°C |
| COMP_, V _{CC} , SYNC, SS_ to SGND | 0.3V to +6V | Soldering Temperature (reflow) | +260°C |
| SGND_ to PGND | 0.3V to +0.3V | | |
| LX Total RMS Current | ±1.6A | | |
| Continuous Power Dissipation ($T_A = +70$ °C) | | | |
| (derate 28.6mW/°C above +70°C) | | | |
| (multilayer board) | 2285.7mW | | |
| Stresses hevond those listed under "Absolute Maximum Patin | nas" may cause nermanent dama | age to the device. These are stress ratings only, and functional | operation of the device at these |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Junction temperature greater than +125°C degrades operating lifetimes.

Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θ_{JA})......35°C/W Junction-to-Case Thermal Resistance (θ_{JC})........1.8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{IN}_=+24V,V_{SGND}_=V_{PGND}_=V_{FSEL}=0V,C_{IN}_=2.2\mu\text{F},C_{VCC}_=1\mu\text{F},V_{EN/UVLO}_=1.5V,C_{SS}_=0.01\mu\text{F},FB}_=0.98\text{ x }V_{FB-REG},COMP_=\text{unconnected},LX_=\text{unconnected},\overline{RESET}_=\text{unconnected},T_A=-40^{\circ}\text{C to }+125^{\circ}\text{C},\text{ unless otherwise noted}.$ Typical values are at $T_A=+25^{\circ}\text{C}$. All voltages are referenced to SGND_, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---------------------------------|------------------------|---|-------------------------------|------|-------|------|---------------------------------------|
| INPUT SUPPLY (V _{IN}) | | | | | | | |
| Input Voltage Range | V _{IN} _ | | | 4.5 | | 60 | V |
| Input Shutdown Current | I _{IN-SH} | V _{EN} _ = 0V, shutdown | mode | | 1 | 3.5 | μA |
| | I _{Q_PFM_} | V _{MODE} _ Unconnected | d | | 135 | 260 | μA |
| Input Switching Current | 1 | V _{MODE} _= SGND, | V _{FSEL} Unconnected | | 5 | | - mA |
| | I _{Q_PWM_} | V _{COMP} _= 0.8V | V _{FSEL} = SGND_ | | 3.7 | | IIIA |
| ENABLE/UVLO (EN_) | | | | | | | |
| EN_ Threshold | V _{EN_R} | V _{EN_} rising | | 1.19 | 1.215 | 1.24 | |
| | V _{EN_F} | V _{EN_} falling | | 1.11 | 1.135 | 1.16 | V |
| | V _{EN} TRUESD | V _{EN_} falling, true shutdown | | | 0.75 | | |
| EN_ Input Leakage Current | I _{EN} | V _{EN} = V _{IN} = 60V, T _A = +25°C | | | | 300 | nA |
| FREQUENCY SELECTOR (FSE | L) | | | | | | |
| FSEL Threshold | V _{FSELR} | V _{FSEL} low level | | | | 1.2 | V |
| FSEL TITIESTICIO | V _{FSELF} | V _{FSEL} high level | | 2.7 | | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| FSEL Pullup Resistor | R _{FSEL} | V _{FSEL} = OPEN, T _A = +25°C | | | 780 | | kΩ |
| MODE SELECTOR (MODE_) | | | | | | | |
| MODE Threehold | V _{MODE_R} | V _{MODE} low level | | | | 1.9 | V |
| MODE_ Threshold | V _{MODE_F} | V _{MODE} high level | | 2.5 | · | · | |
| MODE_ Pullup Resistor | R _{MODE} | V _{MODE} = OPEN, T _A | | 500 | | kΩ | |

Electrical Characteristics (continued)

 $(V_{IN}$ = +24V, V_{SGND} = V_{PGND} = V_{FSEL} = 0V, C_{IN} = 2.2μF, C_{VCC} = 1μF, $V_{EN/UVLO}$ = 1.5V, C_{SS} = 0.01μF, FB_ = 0.98 x V_{FB-REG} , COMP_ = unconnected, LX_ = unconnected, RESET_ = unconnected. T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to SGND_, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------------------|---|---|-------|-------|---------------------------|-------|
| LDO (V _{CC}) | | | | | | | |
| V _{CC} _ Output Voltage Range | V _{VCC} _ | 6V < V _{IN} _ < 12V < V _{IN} _ < | 12V, 0mA < I _{VCC} _ < 10mA < 60V, 0mA < I _{VCC} _ < 2mA | 4.65 | 5 | 5.35 | V |
| V _{CC} _Current Limit | I _{VCCMAX} | V _{CC} _ = 4.3V | , V _{IN} _ = 12V | 17 | 40 | 80 | mA |
| V _{CC} _ Dropout | V _{CCDO} | V _{IN} _ = 4.5V, | I _{VCC} _ = 5mA | 4.1 | | | V |
| V _{CC} UVLO | V _{VCCUVR} | V _{CC} _rising | | 3.85 | 4 | 4.15 | V |
| | V _{CCUVF} | V _{CC} _falling | | 3.55 | 3.7 | 3.85 | |
| POWER MOSFETs | | | | | | | |
| High-Side_ pMOS | D | I _{LX} = 0.5A | T _A = +25°C | | 0.6 | 0.8 | Ω |
| On-Resistance | R _{DSONH} | (sourcing) | $T_A = T_J = +125^{\circ}C \text{ (Note 3)}$ | | | 1.2 | 122 |
| Low-Side_ nMOS | В | I _{LX} = 0.5A | T _A = +25°C | | 0.2 | 0.35 | Ω |
| On-Resistance RDSC | R _{DSONL} | (sinking) | $T_A = T_J = +125^{\circ}C \text{ (Note 3)}$ | | | 0.45 | |
| LX_ Leakage Current | I _{LX_LKG} | V _{EN} _= 0V, T _A = +25°C, V _{LX} = (V _{PGND} _ + 1V) to (V _{IN} 1V) | | | | 3 | μA |
| SOFT-START (SS_) | | | | | | | |
| Charging Current_ | I _{SS} _ | V _{SS} = 0.5V | | 4.7 | 5 | 5.3 | μA |
| FEEDBACK (FB) | | | | | | | |
| | ., | MODE_ = S | GND_ | 0.885 | 0.9 | 0.915 | ., |
| FB Regulation Voltage | V _{FB_REG} | MODE_ = unconnected | | | 0.915 | | V |
| FB Input Bias Current | I _{FB} | V _{FB} = 0.9V | | | 15 | 100 | nA |
| OUTPUT VOLTAGE (V _{OUT}) | | | | | | | |
| Output Voltage Bange | | V _{FSEL} Unco | nnected | 0.92 | | 0.92 x V _{IN} | V |
| Output Voltage Range | V _{OUT} | V _{FSEL} = SGND_; no load (Note 3) | | 0.92 | | 0.96 x V _{IN} | \ \ \ |
| TRANSCONDUCTANCE AMPL | IFIER (COMP) | | | | | | |
| Transconductance | GM_ | I _{COMP} _ = ±2 | 2.5μA | 510 | 590 | 650 | μS |
| COMP_ Source Current | ICOMPSRC | | | 19 | 33 | 55 | μA |
| COMP_ Sink Current | I _{COMP} _ _SINK | | | | 33 | 55 | μA |
| Current Sense Transresistance | R _{CS} _ | | | 0.455 | 0.5 | 0.545 | Ω |

Electrical Characteristics (continued)

 $(V_{IN}_=+24V,V_{SGND}_=V_{PGND}_=V_{FSEL}=0V,C_{IN}_=2.2\mu\text{F},C_{VCC}_=1\mu\text{F},V_{EN/UVLO}_=1.5V,C_{SS}_=0.01\mu\text{F},FB}_=0.98~x~V_{FB-REG},COMP_=unconnected,LX_=unconnected,RESET_=unconnected.T_A=-40°C~to~+125°C,unless~otherwise~noted.Typical~values~are~at~T_A=+25°C.~All~voltages~are~referenced~to~SGND_,unless~otherwise~noted.)~(Note~2)$

| PARAMETER | SYMBOL | CONDI | TIONS | MIN | TYP | MAX | UNITS |
|--|-----------------------|---|--------------------------------------|------|-------------------------|-------------------------|--------|
| CURRENT LIMIT | | | | | | | |
| Peak Current Limit Threshold | IPEAKLIMIT | | | 1.35 | 1.6 | 1.85 | А |
| Runaway Current Limit Threshold | IRUNAWAY LIMIT | | | 1.45 | 1.85 | 2.05 | А |
| | | V _{MODE} _ < 0.8V | | | 0.65 | | Α |
| Sink Current Limit Threshold | ISINK-LIMIT | V _{MODE} _ > 2V | | | 0 | | Α |
| PFM Peak Current | I _{PFM} _ | V _{MODE} _ > 2V | | 0.2 | 0.3 | 0.4 | Α |
| TIMINGS | | | | | | | |
| | | V=2 > V=1= 111= | V _{FSEL} Unconnected | 510 | 560 | 600 | |
| Switching Frequency f _{SV} | fsw_ | V _{FB} _ > V _{OUT} HICF | V _{FSEL} = SGND_ | 280 | 300 | 320 | kHz |
| | | V _{FB} _ <v<sub>OUTHICF</v<sub> | V _{FSEL} Unconnected | 280 | 300 | 320 | 320 |
| V _{FB} _ Under Voltage Trip Level to Cause HICCUP | V _{OUT} HICF | V _{SS} _> 0.95V (soft-star | t is done) | 68.5 | 70 | 72.5 | % |
| HICCUP Timeout | | | | | 4096 | | Cycles |
| Minimum On-Time | T _{ONMIN} | | | | 85 | 120 | ns |
| Maximum Duty Cycle | D _{MAX} _ | V _{FB} _ = 0.98 x V _{FB} RE | V _{FSEL} Unconnected | 92 | 94 | 96 | % |
| INIAX_ | | 16_ 1610 | V _{FSEL} = SGND_ | 96 | 97 | 98 | |
| LX_ Dead Time | | | | | 5 | | ns |
| FREQUENCY SYNCHRONIZAT | IONS (SYNC) | T | | | | | |
| SYNC Threshold | V _{SYNC_R} | | | | | 0.8 V | |
| OTNO THICSHOID | V _{SYNC_F} | | | 2 | | | • |
| SYNC Input Leakage Current | I _{SYNC} | $V_{SYNC} = 5V ; T_A = +25$ | °C | | | 300 | nA |
| SYNC Pulse Duration | T _{SYNC} | | | 50 | | | ns |
| SYNC Frequency | F _{SYNC} | F _{SW} = 300kHz or 560k | Hz | | 1.1x f _{SW} | 1.4x f _{SW} | kHz |
| RESET_ | | | | | | | |
| RESET_ Output Level Low | | I _{RESET} = 1mA | | | | 0.02 | V |
| RESET_ Output Leakage Current High | | V _{FB} _ = 1.01 x V _{FBRE} | _G , T _A = 25°C | | | 0.5 | μА |
| V _{OUT} _Threshold for RESET Falling | V _{OUT} OKF | V _{FB} _ falling | | 90.5 | 92.5 | 94.5 | % |
| V _{OUT} _Threshold for RESET_ Rising | V _{OUT} OKR | V _{FB} _ rising | | 93.5 | 95.5 | 97.5 | % |
| RESET _ Delay After FB_ Reaches 95% Regulation | | | | | 1024 | | Cycles |

Electrical Characteristics (continued)

 $(V_{IN}_=+24V,V_{SGND}_=V_{PGND}_=V_{FSEL}=0V,C_{IN}_=2.2\mu\text{F},C_{VCC}_=1\mu\text{F},V_{EN/UVLO}_=1.5V,C_{SS}_=0.01\mu\text{F},FB}_=0.98\text{ x }V_{FB-REG},COMP_=\text{unconnected},LX_=\text{unconnected},RESET_=\text{unconnected},T_A=-40^{\circ}\text{C to }+125^{\circ}\text{C},\text{ unless otherwise noted}.$ Typical values are at $T_A=+25^{\circ}\text{C}$. All voltages are referenced to SGND_, unless otherwise noted.) (Note 2)


| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------------------|--------|--------------------|-----|-----|-----|-------|
| THERMAL SHUTDOWN | | | | | | |
| Thermal-Shutdown Threshold | | Temperature rising | | 165 | | °C |
| Thermal-Shutdown Hysteresis | | | | 10 | | °C |


Note 2: Limits are 100% tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.


Note 3: Guaranteed by design, not production tested.


Typical Operating Characteristics


All data measured in the Typical Application Circuit.






















All data measured in the Typical Application Circuit.
















All data measured in the Typical Application Circuit.






















All data measured in the Typical Application Circuit.















All data measured in the Typical Application Circuit.










Pin Configuration




Pin Description

| PIN | NAME | FUNCTION |
|-----|----------|--|
| 1 | PGND1 | Power Ground Connection of Converter 1. Connect PGND1 externally to the power ground plane. Connect SGND and PGND pins together at the ground return path of the V _{CC} bypass capacitors. |
| 2 | VIN1 | Power-Supply Input of Converter 1. The input supply range is from 4.5V to 60V. Decouple to PGND1 with a 2.2µF capacitor; place the capacitor close to the V _{IN1} and PGND1 pins. |
| 3 | EN/UVLO1 | Enable/Undervoltage Lockout Input for Converter 1. Drive EN/UVLO1 high to enable converter 1. Connect to the center of the resistive divider between V_{IN1} and SGND1 to set the input voltage at which the converter 1 turns on. Pull up to V_{IN1} for always-on operation. |
| 4 | VCC1 | 5V LDO Output for Converter 1. Bypass V _{CC1} with 1μF ceramic capacitance to SGND1. |
| 5 | FB1 | Feedback Input for Converter 1. Connect FB1 to the center of the resistive divider between V _{OUT1} and SGND1. See the <i>Adjusting Output Voltage</i> section for more details. |
| 6 | SS1 | Soft-start Input for Converter 1. Connect a capacitor from SS1 to SGND1 to set the soft-start time for converter 1. |
| 7 | SGND1 | Analog Ground Connection for Converter 1. |
| 8 | COMP1 | Loop Compensation Pin for Converter 1. Connect an RC network from COMP1 to SGND1. See the Loop Compensation section for more details. |

Pin Description (continued)

| PIN | NAME | FUNCTION |
|--|----------|--|
| 9 | RESET1 | Open-Drain RESET1 Output. The RESET1 output is driven low if FB1 drops below 92.5% of its set value. RESET1 goes high 1024 clock cycles after FB1 rises above 95.5% of its set value. RESET1 is valid when the device is enabled and V _{IN} is above 4.5V. |
| 10 FSEL | | Configures the Switching Frequency of the MAX17521. Leaving FSEL unconnected sets the switching frequency of both the converters at 560kHz. Connecting FSEL pin to SGND_ sets the switching frequency of both the converters at 300kHz. If FSEL is left floating, expected voltage is around 4.2V |
| 11 | RESET2 | Open-Drain RESET2 Output. The RESET2 output is driven low if FB2 drops below 92.5% of its set value. RESET2 goes high 1024 clock cycles after FB2 rises above 95.5% of its set value. RESET2 is valid when the device is enabled and V _{IN} is above 4.5V. |
| 12 | COMP2 | Loop Compensation Pin for Converter 2. Connect an RC network from COMP2 to SGND2. See the Loop Compensation section for more details. |
| 13 | SGND2 | Analog Ground Connection for Converter 2. |
| 14 | SS2 | Soft-Start Input for Converter 2. Connect a capacitor from SS2 to SGND2 to set the soft-start time for converter 2. |
| 15 | FB2 | Feedback Input for Converter 2. Connect FB2 to the center of the resistive divider between V _{OUT2} and SGND2. See the <i>Adjusting Output Voltage</i> section for more details. |
| 16 | VCC2 | 5V LDO Output for converter 2. Bypass V _{CC2} with 1µF ceramic capacitance to SGND2. |
| 17 | EN/UVLO2 | Enable/Undervoltage Lockout Input for Converter 2. Drive EN/UVLO2 high to enable converter 2. Connect to the center of the resistive divider between V _{IN2} and SGND2 to set the input voltage at which the converter 2 turns on. Pull up to V _{IN2} for always on operation. |
| 18 | VIN2 | Power-Supply Input of Converter 2. The input supply range is from 4.5V to 60V. Decouple to PGND2 with a 2.2µF capacitor; place the capacitor close to the V _{IN2} and PGND2 pins. |
| 19 | PGND2 | Power Ground Connection of Converter 2. Connect PGND2 externally to the power ground plane. Connect SGND and PGND pins together at the ground return path of the V _{CC} bypass capacitors. |
| 20 | LX2 | Switching Node of Converter 2. Connect LX2 to the switching side of the inductor. |
| 21 | MODE2 | Configures Converter 2 to Operate in PWM or PFM Modes of Operation. Leave MODE2 unconnected for PFM operation (pulse skipping at light loads). Connect MODE2 to SGND2 for constant frequency PWM operation at all loads. See the <i>MODE Setting</i> section for more details. If MODE1/MODE2 is left floating, the internal pullup resistor brings the pin up to V _{CC1} /V _{CC2} , respectively. |
| 22 | SYNC | Synchronizes Device to an External Clock. See the External Frequency Synchronization section for more details. |
| for PFM operation (pulse skipping at light loads). Connect MODE1 PWM operation at all loads. See the <i>MODE Setting</i> section for mo | | Configures Converter 1 to Operate in PWM or PFM Modes of Operation. Leave MODE1 unconnected for PFM operation (pulse skipping at light loads). Connect MODE1 to SGND1 for constant frequency PWM operation at all loads. See the <i>MODE Setting</i> section for more details. If MODE1/MODE2 is left floating, the internal pullup resistor brings the pin up to V _{CC1} /V _{CC2} , respectively. |
| 24 | LX1 | Switching Node of Converter 1. Connect LX1 to the switching-side of the inductor. |
| _ | EP | Exposed Pad. Connect to the SGND pins. Connect to a large copper plane below the IC to improve heat dissipation capability. |

Block Diagram



Detailed Description

The MAX17521 dual step-down regulator operates from 4.5V to 60V and delivers up to 1A load current on each output. Feedback voltage regulation accuracy meets ±1.7% over load, line and temperature.

The device uses a peak-current-mode control scheme. For each output, an internal transconductance error amplifier generates an integrated error voltage. The error voltage sets the duty cycle using a PWM comparator, a high-side current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the high-side pMOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected.

During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side nMOSFET turns on and remains on until either the next rising edge of the clock arrives or sink current limit is detected. The inductor releases the stored energy as its current ramps down, and provides current to the output (the internal low $R_{\mbox{\scriptsize DSON}}$ pMOS/nMOS switches ensure high efficiency at full load).

This device also integrates switching frequency selector pin and individual mode of operation selector pins, enable/undervoltage lockout (EN/UVLO) pins, programmable soft-start pins, and open-drain RESET signals for each output.

Mode of Operation Selection

The logic state of the MODE pins are latched when V_{CC} and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE pin is open at power-up, the corresponding output operates in PFM mode at light loads. If the MODE pin is grounded at power-up, the corresponding output operates in constant-frequency PWM mode at all loads. State changes on the MODE pins are ignored during normal operation.

PWM Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at

all loads, and is useful in applications sensitive to switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to the PFM mode of operation.

PFM Mode Operation

PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 300mA every clock cycle until the output rises to 103% of the nominal voltage. Once the output reaches 103% of the nominal voltage, both the high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101% of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. After the output falls below 101% of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks and again commences the process of delivering pulses of energy to the output until it reaches 103% of the nominal output voltage.

The advantage of the PFM mode is higher efficiency at light loads because of lower quiescent current drawn from supply. The disadvantage is that the output-voltage ripple is higher compared to PWM mode of operation and switching frequency is not constant at light loads.

Linear Regulator (V_{CC})

Two internal linear regulators (V_{CC1} , V_{CC2}) provide 5V nominal supplies to power the internal blocks and the low-side MOSFET drivers. The output of the V_{CC} linear regulators should be bypassed with 1µF ceramic capacitors to SGND. The device employs two undervoltage-lockout circuits that disable the internal linear regulators when V_{CC} falls below 3.7V (typ). Each of the V_{CC} regulators can source up to 40mA (typ) to supply the device and to power the low-side gate drivers.

Switching Frequency Selection

The FSEL pin programs the switching frequency of both the converters. If the FSEL pin is open at power-up, both the outputs operate at 560 kHz switching frequency. If the FSEL pin is grounded at power-up, both the outputs operate at 300kHz switching frequency.

Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$\begin{split} V_{IN(MIN)} = & \frac{V_{OUT} + (I_{OUT(MAX)} \times (R_{DCR} + 0.47))}{D_{MAX}} \\ & + (I_{OUT(MAX)} \times 0.73) \\ V_{IN(MAX)} = & \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)}} \end{split}$$

where V_{OUT} is the steady-state output voltage, I_{OUT} (MAX) is the maximum load current, R_{DCR} is the DC resistance of the inductor, D_{MAX} is the maximum allowable duty ratio, $f_{SW(MAX)}$ is the maximum switching frequency and t_{ON-MIN} is the worst-case minimum switch on-time (120ns). The following table lists the $f_{SW(MAX)}$ and D_{MAX} values to be used for calculation for different switching frequency selection

| FSEL | f _{SW(MAX)} (kHz) | D _{MAX} |
|------|----------------------------|------------------|
| OPEN | 600 | 0.92 |
| SGND | 320 | 0.96 |

External Frequency Synchronization (SYNC)

The internal oscillator of the device can be synchronized to an external clock signal on the SYNC pin. The external synchronization clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW} , where f_{SW} is the frequency selected by the FSEL pin. The minimum external clock pulse-width high should be greater than 50ns. See the SYNC section in the $\it Electrical Characteristics$ table for details.

Overcurrent Protection/HICCUP Mode

The device is provided with a robust overcurrent-protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of 1.6A (typ). A runaway current limit on the high-side switch current at 1.85A (typ) protects the device under high input voltage, short-circuit conditions when there is insufficient output voltage available to restore the inductor

current that built up during the on period of the step-down converter. One occurrence of the runaway current limit triggers a hiccup mode. In addition, if due to a fault condition, output voltage drops to 70% (typ) of its nominal value any time after soft-start is complete, hiccup mode is triggered.

In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 4096 clock cycles. Once the hiccup timeout period expires, soft-start is attempted again. This operation results in minimal power dissipation under overload fault conditions.

RESET Output

The device includes two $\overline{\text{RESET}}$ comparators to monitor the output voltages. The open-drain $\overline{\text{RESET}}$ outputs require an external pull-up resistor. $\overline{\text{RESET}}$ can sink 2mA of current while low. $\overline{\text{RESET}}$ goes high (high impedance) 1024 switching cycles after the corresponding output voltage increases above 95.5% of the nominal regulated voltage. $\overline{\text{RESET}}$ goes low when the output voltage drops to below 92.5% of the nominal regulated voltage. $\overline{\text{RESET}}$ also goes low during thermal shutdown. $\overline{\text{RESET}}$ is valid when the device is enabled and V_{IN} is above 4.5V.

Coincident/Ratiometric Tracking and Output Voltage Sequencing

The soft-start pins (SS_) can be used to track the output voltages to that of another power supply at startup. This requires connecting the SS_ pins to an external resistor divider from the supply which needs to be tracked. The following figures (Figure 1 to Figure 3) show the possible ways of configuring the MAX17521 in various tracking modes.




Figure 1. Independent Soft-Start of Each Output




Figure 2. Coincident Tracking of the Outputs




Figure 3. Ratiometric Tracking of the Outputs




Figure 4. Output Voltage Sequencing

During power-off, the output voltages discharge to ground at a rate which depends on the respective output capacitor and load.

The RESET_ pins and EN/UVLO_ pins can be daisy-chained to generate power sequencing, as shown in Figure 4.

Prebiased Output

When the device starts into a prebiased output, both the high-side and low-side switches of the corresponding channel are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences first with the high-side switch. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the device. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during

thermal shutdown. Carefully evaluate the total power dissipation (see the *Power Dissipation* section) to avoid unwanted triggering of the thermal-overload protection in normal operation.

Applications Information

Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) for a single output is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where, $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), so $I_{RMS(MAX)} = I_{OUT(MAX)}/2$ when only one converter is enabled. When both the converters are enabled and are operating out-of-phase, the RMS current is shared by both the input capacitors and therefore the maximum RMS current carried by each of the input capacitors is $I_{OUT(MAX)}/4$.

Choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. When both the converters are enabled, calculate the input capacitance using the following equation:

$$C_{IN} = \frac{0.5 \times I_{OUT(MAX)} \times D \times (1 - D)}{\eta \times f_{SW} \times \Delta V_{IN}}$$

where D = V_{OUT}/V_{IN} is the duty ratio of the controller, f_{SW} is the switching frequency, ΔV_{IN} is the allowable input voltage ripple, and η is the efficiency.

In applications where the source is located distant from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}) and DC resistance (R_{DCR}). The switching frequency and output voltage determine the inductor value as follows:

$$L = \frac{2.2 \times V_{OUT}}{f_{SW}}$$

where V_{OUT} and f_{SW} are nominal values. Select an inductor whose value is nearest to the value calculated by the previous formula.

Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit value of 1.85A.

Output Capacitor Selection

X7R Ceramic Output capacitors are preferred due to their stability over temperature in Industrial applications. The output capacitor is usually sized to support a step load of 50% of the maximum output current in the application, such that the output voltage deviation is contained to 3%

of the output voltage change. The output capacitance may be calculated as follows:

$$C_{OUT} = \frac{1}{2} \times \frac{I_{STEP} \times t_{RESPONSE}}{\Delta V_{OUT}}$$

$$t_{RESPONSE} \cong (\frac{0.33}{f_C} + \frac{1}{f_{sw}})$$

Where I_{STEP} is the load current step, $t_{RESPONSE}$ is the response time of the controller, ΔV_{OUT} is the allowable output voltage deviation, f_C is the target closed-loop crossover frequency and f_{SW} is the switching frequency. f_C is generally chosen to be $1/9^{th}$ of f_{SW} .

Soft-Start capacitor selection

The device implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time for the corresponding output voltage. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \ge 56 \times 10^{-6} \times C_{SFI} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} \ge \frac{C_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to SGND.

Adjusting Output Voltage

Set the output voltages with resistive voltage-dividers connected from the positive terminal of the output capacitor (V_{OUT}) to SGND (see <u>Figure 1</u>). Connect the centre node of the divider to the FB pin. To optimize efficiency and output accuracy, use the following calculations to choose the resistive divider values:

$$R4 = \frac{15 \times V_{OUT}}{0.9}$$

$$R5 = \frac{R4 \times 0.9}{(V_{OUT} - 0.9)}$$

where R4 and R5 are in $k\Omega$.

Setting the Undervoltage-Lockout Level

The device offers an adjustable input undervoltagelockout level for each output. Set the voltage at which each converter turns on with a resistive voltage-divider connected from VIN to SGND (see Figure 2). Connect the center node of the divider to EN/UVLO pin.

Choose R1 to be $3.3M\Omega$, and then calculate R2 as:

$$R2 = \frac{R1 \times 1.218}{(V_{INIJ} - 1.218)}$$

where V_{INU} is the input voltage at which a particular converter is required to turn on.

Loop Compensation for Adjustable **Output Version**

The MAX17521 uses peak current-mode control scheme and needs only simple RC networks connected from the COMP pins to SGND to have a stable, high-bandwidth




Figure 5. Adjusting Output Voltage




Figure 6. Setting the Undervoltage Lockout Level

control loop. The basic regulator loop is modeled as a power modulator, an output feedback divider, and an error amplifier. The power modulator has DC gain GMOD(dc), with a pole and zero pair. The following equation defines the power modulator DC gain:

$$G_{MOD(dc)} = \frac{2}{\frac{1}{R_{LOAD}} + \frac{0.4}{V_{IN}} + \frac{(0.5 - D)}{f_{SW} \times L_{SEL}}}$$

Where R_{LOAD} = $V_{OUT}/I_{OUT(MAX)}$, f_{SW} is the switching frequency, L_{SEL} is the selected output inductance, D is the duty ratio, D = V_{OUT}/V_{IN} .

The compensation network is shown in Figure 3.

R₇ can be calculated as:

$$R_7 = 6000 \times f_C \times C_{SFI} \times V_{OUT}$$

where R_Z is in Ω . Choose f_C to be 1/9th of the switching frequency.

CZ can be calculated as follows:

$$C_Z = \frac{C_{SEL} \times G_{MOD(dc)}}{2 \times R_Z}$$

CP can be calculated as follows:

$$C_P = \frac{1}{\pi \times R_7 \times f_{SW}}$$




Figure 7. Loop Compensation for Adjustable Output Version

Power Dissipation

The exposed pad of the IC should be properly soldered to the PCB to ensure good thermal contact.

At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

$$P_{LOSS} = (P_{OUT} \times (\frac{1}{\eta} - 1)) - (I_{OUT}^2 \times R_{DCR})$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where P_{OUT} is the output power, η is the efficiency of the device and R_{DCR} is the DC resistance of the output inductor (refer to the <u>Typical Operating Characteristics</u> for more information on efficiency at typical operating conditions).

For a typical multilayer board, the thermal performance metrics for the package are given as:

$$\theta_{JA} = 35^{\circ}C/W$$

 $\theta_{JC} = 1.8^{\circ}C/W$

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_{A_MAX}) from the following equation:

$$T_{J_MAX} = T_{A_MAX} + (\theta_{JA} \times P_{LOSS})$$

If the application has a thermal-management system that ensures that the exposed pad of the device is maintained at a given temperature (T_{EP_MAX}) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature as:

$$T_{J_MAX} = T_{EP_MAX} + (\theta_{JC} \times P_{LOSS})$$

Junction temperatures greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and stable operation. For a sample layout that ensures first-pass success, refer to the MAX17521 evaluation kit layouts available at www.maximintegrated.com. Follow these guidelines for good PCB layout:

- All connections carrying pulsed currents must be very short and as wide as possible. The loop area of these connections must be made very small to reduce stray inductance and radiated EMI.
- A ceramic input filter capacitor should be placed close to the VIN pins of the device. The bypass capacitor for the VCC pins should also be placed close to the VCC pins. External compensation components should be placed close to the IC and far from the inductor. The feedback trace should be routed as far as possible from the inductor.
- The analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at minimum, typically the return terminal of the VCC bypass capacitors. The ground plane should be kept continuous as much as possible.
- A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the device, for efficient heat dissipation.

Ordering Information

| PART | PIN-PACKAGE | PACKAGE-SIZE | |
|--------------|-------------|--------------|--|
| MAX17521ATG+ | 24 TQFN-EP* | 4mm X 5mm | |

^{*}EP = Exposed pad.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE | PACKAGE | OUTLINE | LAND |
|---------|----------|----------------|-------------|
| TYPE | CODE | NO. | PATTERN NO. |
| 24 TQFN | T2445+1C | <u>21-0201</u> | 90-0083 |

MAX17521

60V, 1A, Dual-Output, High-Efficiency, Synchronous Step-Down DC-DC Converter

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------|---------------|---|------------------|
| 0 | 3/15 | Initial release | _ |
| 1 | 2/17 | Updated operating and junction temperature values | 1–10, 12, 20 |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.