

5MHz, Dual Precision Rail-to-Rail Input-Output (RRIO) Op Amps

ISL28236

The ISL28236 is a low-power dual operational amplifier optimized for single supply operation from 2.4V to 5.5V, allowing operation from one lithium cell or two Ni-Cd batteries. The device features a gain-bandwidth product of 5MHz.

The ISL28236 features an Input Range Enhancement Circuit (IREC), which enables the amplifier to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above the positive supply and to the negative supply with only a slight degradation of the CMRR performance. The output operation is rail-to-rail.

The part typically draws less than 1mA supply current per amplifier while meeting excellent DC accuracy, AC performance, noise and output drive specifications. The ISL28236 is available in the 8 Ld SOIC and the 8 Ld MSOP. Operation is guaranteed over the -40 °C to +125 °C temperature range.

Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL28236FBZ	28236 FBZ	8 Ld SOIC	M8.15E
ISL28236FBZ-T7 (Note 1)	28236 FBZ	8 Ld SOIC	M8.15E
ISL28236FBZ-T7A (Note 1)	28236 FBZ	8 Ld SOIC	M8.15E
ISL28236FUZ	8236Z	8 Ld MSOP	M8.118A
ISL28236FUZ-T7 (Note 1)	8236Z	8 Ld MSOP	M8.118A
ISL28236FUZ-T7A (Note 1)	8236Z	8 Ld MSOP	M8.118A
ISL28236SOICEVAL1Z	Evaluation Board		

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see product information page for <u>ISL28236</u>. For more information on MSL, please see tech brief <u>TB363</u>.

1

Features

- 5MHz gain bandwidth product at A_V = 100
- · 2mA typical supply current
- 240µV maximum offset voltage (SOIC package)
- 6nA typical input bias current (SOIC package)
- · Down to 2.4V single supply voltage range
- · Rail-to-rail input and output
- -40°C to +125°C operation
- Pb-Free (RoHS compliant)


Applications

- · Low-end audio
- · 4mA to 20mA current loops
- · Medical devices
- · Sensor amplifiers
- ADC Buffers
- · DAC output amplifiers

Related Literature

• AN1420, "ISL282x6EVAL1Z Evaluation Board User's Guide"

Pin Configurations



Pin Descriptions

ISL28236 (8 Ld SOIC)	ISL28236 (8 Ld MSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
2	2	INA	inverting input	
6	6	INB		IN- DIN+ Circuit 1
3	3	IN+_A	Non-inverting input	See Circuit 1
5	5	IN+_B		
4	4	V-	Negative supply	V+ D CAPACITIVELY COUPLED ESD CLAMP V- D Circuit 2
1	1	OUT_A	Output	V+
7	7	OUT_B		OUT Circuit 3
8	8	V+	Positive supply	See Circuit 2

Submit Document Feedback 2 intersil FN6921.2 July 24, 2014

ISL28236

Absolute Maximum Ratings (TA = +25°C)

Supply Voltage 5	.75V
Supply Turn-on Voltage Slew Rate 1	V/µs
Differential Input Current	5mA
Differential Input Voltage	0.5V
Input Voltage V 0.5V to V+ +	0.5V
ESD Rating	
Human Body Model	3kV
Machine Model	300V

Thermal Information

Thermal Resistance (Typical Notes 4, 5)	θ_{JA} (°C/W)	$\theta_{JC}(^{\circ}C/W)$
8 Ld SOIC Package	120	60
8 Ld MSOP Package	160	55
Storage Temperature Range	6	65°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Operating Conditions

Ambient Temperature Range	40°C to +125°C
Junction Temperature	+125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = 0$ pen, $T_{A} = +25$ °C unless otherwise specified. **Boldface limits apply across** the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
DC SPECIFICATION	ONS					
V _{OS}	Input Offset Voltage	8 Ld SOIC	-240 -250	20	240 250	μ۷
		8 Ld MSOP	-270 -530	20	270 530	μV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature			0.4		μV/°C
I _{OS}	Input Offset Current	8 Ld SOIC T _A = -40 °C to +125 °C	-10 - 30	2	10 30	nA
		8 Ld MSOP T _A = -40 °C to +125 °C	-23 -50	2	23 50	nA
I _B Input	Input Bias Current	8 Ld SOIC T _A = -40 °C to +125 °C	-40 -50	6	40 50	nA
		8 Ld MS0P T _A = -40 °C to +125 °C	-50 -70	6	50 70	nA
V _{CM}	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	٧
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	90 90	115		dB
PSRR	Power Supply Rejection Ratio	V ₊ = 2.4V to 5.5V	90 90	100		dB
A _{VOL}	Large Signal Voltage Gain	8 Ld SOIC V_0 = 0.5V to 4V, R_L = 100KΩ to V_{CM}	600 500	1600		V/mV
		8 Ld MSOP $V_0 = 0.5V$ to 4V, $R_L = 100k\Omega$ to V_{CM}	600 400	1600		V/mV
		V_0 = 0.5V to 4V, R_L = 1k Ω to V_{CM}		100		V/mV

Submit Document Feedback 3 intersil 5 FN6921.2 July 24, 2014

ISL28236

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = 0$ pen, $T_{A} = +25$ °C unless otherwise specified. **Boldface limits apply across** the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (**Continued**)

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$ to V_{CM}		1	10 10	mV
		Output low, $R_L = 1k\Omega$ to V_{CM}		47	70 90	mV
		Output high, $R_L = 100k\Omega$ to V_{CM}	4.99 4.99	4.997		V
		Output high, $R_L = 1k\Omega$ to V_{CM}	4.93 4.91	4.952		V
I _S	Supply Current			2	2.5 2.6	mA
I ₀ +	Short-Circuit Output Source Current	$R_L = 10\Omega$ to V_{CM}	50 40	70		mA
l ₀ -	Short-Circuit Output Sink Current	$R_L = 10\Omega$ to V_{CM}	50 40	70		mA
V _{SUPPLY}	Supply Operating Range	V ₊ to V ₋	2.4		5.5	٧
AC SPECIFICATIO	DNS					
GBW	Gain Bandwidth Product	A_V = 100, R_F = 100k Ω , R_G = R_L = 10k Ω to V_{CM}		5		MHz
e _N	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz, R_L = 10k Ω to V_{CM}		0.4		μV _{P-P}
	Input Noise Voltage Density	$f_0 = 1$ kHz, $R_L = 10$ k Ω to V_{CM}		15		nV/√Hz
i_{N}	Input Noise Current Density	f_0 = 10kHz, R_L = 10k Ω to V_{CM}		0.35		pA/√Hz
CMRR at 120Hz	Input Common Mode Rejection Ratio	$V_{CM} = 0.1V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		90		dB
PSRR+ at 120Hz	Power Supply Rejection Ratio (V+)	$V_{+}, V_{-} = \pm 1.2V$ and $\pm 2.5V$, $V_{SOURCE} = 0.1V_{P-P}, R_{L} = 10k\Omega$ to V_{CM}		88		dB
PSRR- at 120Hz	Power Supply Rejection Ratio (V-)	$V_{+}, V_{-} = \pm 1.2V$ and $\pm 2.5V$ $V_{SOURCE} = 0.1V_{P-P}, R_{L} = 10k\Omega$ to V_{CM}		105		dB
Crosstalk at 10kHz	Channel A to Channel B	$V_{+}, V_{-} = \pm 2.5V; A_{V} = 1$ $V_{SOURCE} = 0.4V_{P-P}, R_{L} = 10k\Omega \text{ to } V_{CM}$		140		dB
TRANSIENT RES	PONSE					
SR	Slew Rate	V_{OUT} = ±1.5V; R_f = 50k Ω , R_G = 50k Ω to V_{CM}		±1.8		V/µs
t _r , t _f , Large Signal	Rise Time, 10% to 90%, V _{OUT}	$A_V = -1$, $V_{OUT} = 4V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		2.1		μs
	Fall Time, 90% to 10%, V _{OUT}	$A_V = -1$, $V_{OUT} = 4V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		2		μs
t _r , t _f , Small Signal	Rise Time, 10% to 90%, V _{OUT}	A_V = +1, V_{OUT} = 100m V_{P-P} , R_L = 10k Ω to V_{CM}		60		ns
	Fall Time, 90% to 10%, V _{OUT}	$A_V = +1 V_{OUT} = 100 mV_{P-P},$ $R_L = 10 k\Omega \text{ to } V_{CM}$		50		ns
t _{s,}	Settling Time to 0.01%; 4V Step	$V_{OUT} = 4V_{P-P}$; $R_L = 10k\Omega$ to V_{CM}		5.1		μs

NOTE:

^{6.} Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

 $\textbf{Typical Performance Curves} \quad v_+ = 5 \text{V}, \ v_- = 0 \text{V}, \ v_\text{CM} = 2.5 \text{V}, \ R_\text{L} = \text{Open. Plots labeled Min, Median, and Max correspond}$ to a distribution of devices in the SOIC package.




FIGURE 1. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT




FIGURE 2. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES R_f/R_g




FIGURE 3. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 10k$




FIGURE 4. GAIN vs FREQUENCY vs RL




FIGURE 5. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 6. GAIN vs FREQUENCY vs SUPPLY VOLTAGE

Typical Performance Curves $v_{+} = 5V$, $v_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$. Plots labeled Min, Median, and Max correspond

to a distribution of devices in the SOIC package. (Continued)




FIGURE 7. GAIN vs FREQUENCY vs CL




FIGURE 8. CMRR vs FREQUENCY; V₊ = 2.4V AND 5V




FIGURE 9. PSRR vs FREQUENCY, V_+ , $V_- = \pm 1.2V$




FIGURE 10. PSRR vs FREQUENCY, V_+ , $V_- = \pm 2.5V$




FIGURE 11. CROSSTALK vs FREQUENCY, V_+ , $V_- = \pm 2.5V$




FIGURE 12. INPUT NOISE VOLTAGE DENSITY vs FREQUENCY

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = 0$ pen. Plots labeled Min, Median, and Max correspond to a distribution of devices in the SOIC package. (Continued)




FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY




FIGURE 14. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz




FIGURE 15. LARGE SIGNAL STEP RESPONSE




FIGURE 16. SMALL SIGNAL STEP RESPONSE




FIGURE 17. SUPPLY CURRENT vs TEMPERATURE vs SUPPLY **VOLTAGE**




FIGURE 18. NEGATIVE SUPPLY CURRENT vs TEMPERATURE, V+. $V_{-} = \pm 2.5 V$

$\textbf{Typical Performance Curves} \quad v_+ = 5 \text{V}, \ v_- = 0 \text{V}, \ v_\text{CM} = 2.5 \text{V}, \ R_\text{L} = \text{Open. Plots labeled Min, Median, and Max corresponded Min, Median, Median,$ to a distribution of devices in the SOIC package. (Continued)




FIGURE 19. V_{0S} vs TEMPERATURE, V_{+} , $V_{-} = \pm 1.2V$




FIGURE 20. V_{OS} vs TEMPERATURE, V_{+} , $V_{-} = \pm 2.5V$




FIGURE 21. IBIAS+ vs TEMPERATURE, V₊, V₋ = ±2.5V




FIGURE 22. I_{BIAS} - vs TEMPERATURE, $V_{+,}$ V_{-} = $\pm 2.5 V$




FIGURE 23. IBIAS+ vs TEMPERATURE, V₊, V₋ = ±1.2V




FIGURE 24. I_{BIAS} - vs TEMPERATURE, V_{+} , $V_{-} = \pm 1.2V$

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = 0$ pen. Plots labeled Min, Median, and Max correspond to a distribution of devices in the SOIC package. (Continued)




FIGURE 25. I_{OS} vs TEMPERATURE, V_{+} , $V_{-} = \pm 2.5V$




FIGURE 26. I_{OS} vs TEMPERATURE, V_{+} , $V_{-} = \pm 1.2V$




FIGURE 27. CMRR vs TEMPERATURE, V₊ V₋ = ±2.5V




FIGURE 28. PSRR vs TEMPERATURE, V_{+} , $V_{-} = \pm 1.2V$




FIGURE 29. AVOL vs TEMPERATURE, $V_{+,}V_{-} = \pm 2.5V$, $V_0 = -2V TO + 2V, R_L = 100k$




FIGURE 30. AVOL vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, $V_0 = -2V TO + 2V, R_L = 1k$

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = 0$ pen. Plots labeled Min, Median, and Max correspond to a distribution of devices in the SOIC package. (Continued)




FIGURE 31. V_{OUT} HIGH vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, R_L = 1k




FIGURE 32. V_{OUT} LOW vs TEMPERATURE, V_{+} , $V_{-} = \pm 2.5$ V, $R_L = 1$ k




FIGURE 33. V_{OUT} HIGH vs TEMPERATURE, V_+ , V_- = $\pm 2.5V$, R_L = 100k




FIGURE 34. V_{OUT} LOW vs TEMPERATURE, $V_{+,}$ V_{-} = $\pm 2.5V$, R_{L} = 100k




FIGURE 35. SLEW RATE RISE vs TEMPERATURE, V_{OUT} = ± 1.5 V, V_{P-P} V₊, V₋ = ± 2.5 V, RL = ± 100 k

Submit Document Feedback 10 intersil FN6921.2 July 24, 2014

Applications Information

Introduction

The ISL28236 is a dual channel Bi-CMOS rail-to-rail input, output (RRIO) micropower precision operational amplifier. The part is designed to operate from a single supply (2.4V to 5.5V) or a dual supply ($\pm 1.2V$ to $\pm 2.75V$). The ISL28236 has an input common mode range that extends 0.25V above the positive rail and down to the negative supply rail. The output operation can swing within about 3mV of the supply rails with a $100 \mathrm{k}\Omega$ load.

Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other. Thus causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The ISL28236 solves this problem using an internal charge pump to provide a voltage boost to the V+ supply rail driving the input differential pair. This results in extending the input common voltage rails to 0.25V beyond the V+ positive rail. The input offset voltage exhibits a smooth behavior throughout the extended common-mode input range. The input bias current versus the common-mode voltage range gives an undistorted behavior from the negative rail to 0.25V higher than the positive rail.

Power Supply Decoupling

The internal charge pump operates at approximately 27MHz and oscillator ripple doesn't show up in the 5MHz bandwidth of the amplifier. Good power supply decoupling with 0.01µF capacitors at each device power supply pin, is the most effective way to reduce oscillator ripple at the amplifier output. Figure 36 shows the electrical connection of these capacitors using split power supplies. For single supply operation with V-tied to a ground plane, only a single 0.01µF capacitor from V+ is needed. When multiple ISL28236 op amps are used on a single PC board, each op amp will require a 0.01µF decoupling capacitor at each supply pin.

Rail-to-Rail Output

The rail-to-rail output stage uses CMOS devices that typically swing to within 3mV of the supply rails with a 100k Ω load. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction.

Current Limiting

These devices have no internal current limiting circuitry. If the output is shorted, it is possible to exceed the absolute maximum rating for output current or power dissipation, potentially resulting in the destruction of the device.

Results Of Overdriving The Output

Caution should be used when overdriving the output for long periods of time. Overdriving the output can occur in two ways.

 The input voltage times the gain of the amplifier exceeds the supply voltage by a large value or, 2. The output current required is higher than the output stage can deliver

These conditions can result in a shift in the Input Offset Voltage (V_{OS}) (as much as $1\mu V/hr$. of exposure) under these conditions.

IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals (see "Pin Descriptions" on page 2 - Circuit 1). For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 5mA (Figure 36).




FIGURE 36. LOCAL POWER SUPPLY DECOUPLING AND INPUT CURRENT LIMITING

Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the input current never exceeds 5mA. For non-inverting unity gain applications, the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback (R_F) and gain setting (R_G) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

- 1. During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.
- 2. When the amplifier is disabled but an input signal is still present. An R_L or R_G to GND keeps the IN- at GND, while the varying IN+ signal creates a differential voltage. Mux Amp applications are similar, except that the active channel V_{OUT} determines the voltage on the IN- terminal.
- 3. When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the V_{OUT} can't keep up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below 1.9V/μs, or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled I_{CC} .

Submit Document Feedback 11 intersil FN6921.2

Using Only One Channel

If the application only requires one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 37).



FIGURE 37. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Power Dissipation

It is possible to exceed the $+125\,^{\circ}$ C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be

modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PDMAX for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_S \times I_{SMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_I}$$
 (EQ. 2)

where:

- $T_{M\Delta X}$ = Maximum ambient temperature
- θ_{IA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{SMAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

Submit Document Feedback 12 intersil FN6921.2 July 24, 2014

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
July 24, 2014	FN6921.2	Ordering information table on page 1: Added T7A parts and Evaluation Board. Thermal Information table on page 3: Added theta JC values to SOIC and MSOP package and updated the notes.
May 20, 2014	FN6921.1	Updated to New Template Updated Ordering Information Table by removing "coming soon" from FUZ parts, Pkg DWG #'s changed from MDP0027 to M8.15E (SOIC) and MDP0043 to M8.118A (MSOP), numbered all notes, added MSL note Updated Electrical Specifications Table by adding conditions for package extension. Added Rev History and About Intersil verbiage.
June 11, 2009	FN6921.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Submit Document Feedback 13 intersil July 24, 2014


Package Outline Drawing


M8.15E **8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE** Rev 0, 08/09






SIDE VIEW "B"







NOTES:


- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- Reference to JEDEC MS-012.


Submit Document Feedback 14 intersil

Package Outline Drawing


M8.118A


8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09






TOP VIEW







NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not
- Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP 8L.

Submit Document Feedback 15 intersil FN6921.2