

# Quad Channel, 128-/256-Position, I<sup>2</sup>C/SPI, **Nonvolatile Digital Potentiometer**

### **Data Sheet**

## AD5124/AD5144/AD5144A

#### **FEATURES**

10  $k\Omega$  and 100  $k\Omega$  resistance options Resistor tolerance: 8% maximum

Wiper current: ±6 mA

Low temperature coefficient: 35 ppm/°C

Wide bandwidth: 3 MHz Fast start-up time < 75 us Linear gain setting mode Single- and dual-supply operation

Independent logic supply: 1.8 V to 5.5 V Wide operating temperature: -40°C to +125°C

4 mm × 4 mm package option

4 kV ESD protection

#### **APPLICATIONS**

Portable electronics level adjustment LCD panel brightness and contrast controls Programmable filters, delays, and time constants **Programmable power supplies** 

#### GENERAL DESCRIPTION

The AD5124/AD5144/AD5144A potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the Ax, Bx, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through the R<sub>AW</sub> and R<sub>WB</sub> string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making these devices suitable for filter design.

The low wiper resistance of only 40  $\Omega$  at the ends of the resistor array allow for pin-to-pin connection.

The wiper values can be set through an SPI-/I<sup>2</sup>C-compatible digital interface that is also used to read back the wiper register and EEPROM contents.

#### FUNCTIONAL BLOCK DIAGRAM




Figure 1. AD5124/AD5144 24-Lead LFCSP

The AD5124/AD5144/AD5144A are available in a compact, 24-lead, 4 mm × 4 mm LFCSP and a 20-lead TSSOP. The parts are guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

**Table 1. Family Models** 

Model	Channel	Position	Interface	Package
AD51231	Quad	128	I <sup>2</sup> C	LFCSP
AD5124	Quad	128	SPI/I <sup>2</sup> C	LFCSP
AD5124	Quad	128	SPI	TSSOP
AD5143 <sup>1</sup>	Quad	256	I <sup>2</sup> C	LFCSP
AD5144	Quad	256	SPI/I <sup>2</sup> C	LFCSP
AD5144	Quad	256	SPI	TSSOP
AD5144A	Quad	256	I <sup>2</sup> C	TSSOP
AD5122	Dual	128	SPI	LFCSP/TSSOP
AD5122A	Dual	128	I <sup>2</sup> C	LFCSP/TSSOP
AD5142	Dual	256	SPI	LFCSP/TSSOP
AD5142A	Dual	256	I <sup>2</sup> C	LFCSP/TSSOP
AD5121	Single	128	SPI/I <sup>2</sup> C	LFCSP
AD5141	Single	256	SPI/I <sup>2</sup> C	LFCSP

<sup>&</sup>lt;sup>1</sup> Two potentiometers and two rheostats.

## **Data Sheet**

## **TABLE OF CONTENTS**

Features
Applications1
Functional Block Diagram
General Description
Revision History
Functional Block Diagrams—TSSOP
Specifications
Electrical Characteristics—AD51244
Electrical Characteristics—AD5144 and AD5144A7
Interface Timing Specifications
Shift Register and Timing Diagrams11
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configurations and Function Descriptions14
Typical Performance Characteristics
Test Circuits
Theory of Operation
REVISION HISTORY
12/12—Rev. 0 to Rev. A
Changes to Table 12 and Table 13

	RDAC Register and EEPROM	23
	Input Shift Register	23
	Serial Data Digital Interface Selection, DIS	23
	SPI Serial Data Interface	23
	I <sup>2</sup> C Serial Data Interface	25
	I <sup>2</sup> C Address	25
	Advanced Control Modes	27
	EEPROM or RDAC Register Protection	28
	Load RDAC Input Register (TRDAC)	28
	RDAC Architecture	31
	Programming the Variable Resistor	31
	Programming the Potentiometer Divider	32
	Terminal Voltage Operating Range	32
	Power-Up Sequence	32
	Layout and Power Supply Biasing	32
О	outline Dimensions	33
	Ordering Guide	34

10/12—Revision 0: Initial Version

### FUNCTIONAL BLOCK DIAGRAMS—TSSOP




Figure 2. AD5124/AD5144 20-Lead TSSOP




Figure 3. AD5144A 20-Lead TSSOP

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—AD5124**

 $V_{DD} = 2.3 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ;  $V_{DD} = 2.25 \text{ V}$  to 2.75 V,  $V_{SS} = -2.25 \text{ V}$  to -2.75 V;  $V_{LOGIC} = 1.8 \text{ V}$  to 5.5 V,  $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$ , unless otherwise noted.

Table 2.

Parameter Symbol 1		Test Conditions/Comments	Min	Typ <sup>1</sup>	Max	Unit	
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)							
Resolution	N		7			Bits	
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{AB} = 10 \text{ k}\Omega$					
		$V_{DD} \ge 2.7 \text{ V}$	-1	±0.1	+1	LSB	
		$V_{DD} < 2.7 V$	-2.5	±1	+2.5	LSB	
		$R_{AB} = 100 \text{ k}\Omega$					
		$V_{DD} \ge 2.7 \text{ V}$	-0.5	±0.1	+0.5	LSB	
		$V_{DD} < 2.7 \text{ V}$	-1	±0.25	+1	LSB	
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-0.5	±0.1	+0.5	LSB	
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	±1	+8	%	
Resistance Temperature Coefficient <sup>3</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C	
Wiper Resistance <sup>3</sup>	R <sub>W</sub>	Code = zero scale					
		$R_{AB} = 10 \text{ k}\Omega$		55	125	Ω	
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω	
Bottom Scale or Top Scale	R <sub>BS</sub> or R <sub>TS</sub>						
		$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω	
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω	
Nominal Resistance Match	R <sub>AB1</sub> /R <sub>AB2</sub>	Code = 0xFF	-1	±0.2	+1	%	
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)							
Integral Nonlinearity <sup>4</sup>	INL						
		$R_{AB} = 10 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB	
		$R_{AB} = 100 \text{ k}\Omega$	-0.25	±0.1	+0.25	LSB	
Differential Nonlinearity <sup>4</sup>	DNL		-0.25	±0.1	+0.25	LSB	
Full-Scale Error	$V_{WFSE}$						
		$R_{AB} = 10 \text{ k}\Omega$	-1.5	-0.1		LSB	
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB	
Zero-Scale Error	V <sub>wzse</sub>						
		$R_{AB} = 10 \text{ k}\Omega$		1	1.5	LSB	
		$R_{AB} = 100 \text{ k}\Omega$		0.25	0.5	LSB	
Voltage Divider Temperature Coefficient <sup>3</sup>	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C	

Parameter	Symbol	Test Conditions/Comments	Min	Typ <sup>1</sup>	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	I <sub>A</sub> , I <sub>B</sub> , and I <sub>W</sub>					
		$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
		$R_{AB} = 100 \text{ k}\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵			Vss		$V_{DD}$	V
Capacitance A, Capacitance B <sup>3</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		25		рF
		$R_{AB} = 100 \text{ k}\Omega$		12		рF
Capacitance W <sup>3</sup>	Cw	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		12		рF
		$R_{AB} = 100 \text{ k}\Omega$		5		рF
Common-Mode Leakage Current <sup>3</sup>		$V_A = V_W = V_B$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic <sup>3</sup>						
High	V <sub>INH</sub>	$V_{LOGIC} = 1.8 \text{ V to } 2.3 \text{ V}$	$0.8 \times V_{LOGIC}$			V
		$V_{LOGIC} = 2.3 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{LOGIC}$			V
Low	V <sub>INL</sub>				$0.2 \times V_{LOGIC}$	V
Input Hysteresis <sup>3</sup>	$V_{HYST}$		$0.1 \times V_{LOGIC}$			V
Input Current <sup>3</sup>	I <sub>IN</sub>				±1	μΑ
Input Capacitance <sup>3</sup>	C <sub>IN</sub>			5		рF
DIGITAL OUTPUTS						
Output High Voltage <sup>3</sup>	V <sub>OH</sub>	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$		$V_{\text{LOGIC}}$		V
Output Low Voltage <sup>3</sup>	$V_{OL}$	I <sub>SINK</sub> = 3 mA			0.4	V
		$I_{SINK} = 6 \text{ mA}, V_{LOGIC} > 2.3 \text{ V}$			0.6	٧
Three-State Leakage Current			-1		+1	μΑ
Three-State Output Capacitance				2		рF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = GND$	2.3		5.5	٧
Dual-Supply Power Range			±2.25		±2.75	V
Logic Supply Range		Single supply, $V_{SS} = GND$	1.8		$V_{DD}$	٧
		Dual supply, V <sub>SS</sub> < GND	2.25		$V_{\text{DD}}$	V
Positive Supply Current	I <sub>DD</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$				
		$V_{DD} = 5.5 V$		0.7	5.5	μΑ
		$V_{DD} = 2.3 \text{ V}$		400		nA
Negative Supply Current	Iss	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$	-5.5	-0.7		μΑ
EEPROM Store Current <sup>3, 6</sup>	I <sub>DD_EEPROM_STORE</sub>	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = GND$		2		mA
EEPROM Read Current <sup>3, 7</sup>	I <sub>DD_EEPROM_READ</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		320		μΑ
Logic Supply Current	I <sub>LOGIC</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		1	120	nA
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		3.5		μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$ , code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min Typ¹ Max	Unit
DYNAMIC CHARACTERISTICS9				
Bandwidth	BW	-3 dB		
		$R_{AB} = 10 \text{ k}\Omega$	3	MHz
		$R_{AB} = 100 \text{ k}\Omega$	0.43	MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5 \text{ V, V}_A = 1 \text{ V rms,}$ $V_B = 0 \text{ V, f} = 1 \text{ kHz}$		
		$R_{AB} = 10 \text{ k}\Omega$	-80	dB
		$R_{AB} = 100 \text{ k}\Omega$	-90	dB
Resistor Noise Density	en_wb	Code = half scale, $T_A = 25$ °C, $f = 10$ kHz		
		$R_{AB} = 10 \text{ k}\Omega$	7	nV/√Hz
		$R_{AB} = 100 \text{ k}\Omega$	20	nV/√Hz
V <sub>w</sub> Settling Time	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \text{ from}$ zero scale to full scale, $\pm 0.5 \text{ LSB}$ error band		
		$R_{AB} = 10 \text{ k}\Omega$	2	μs
		$R_{AB} = 100 \text{ k}\Omega$	12	μs
Crosstalk ( $C_{W1}/C_{W2}$ )	C <sub>T</sub>	$R_{AB} = 10 \text{ k}\Omega$	10	nV-sec
		$R_{AB} = 100 \text{ k}\Omega$	25	nV-sec
Analog Crosstalk	C <sub>TA</sub>		<b>-90</b>	dB
Endurance <sup>10</sup>		T <sub>A</sub> = 25°C	1	Mcycles
			100	kcycles
Data Retention <sup>11</sup>			50	Years

<sup>&</sup>lt;sup>1</sup> Typical values represent average readings at 25°C,  $V_{DD} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $V_{LOGIC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>2</sup> Resistor integral nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $(0.7 \times V_{DD})/R_{AB}$ .

<sup>&</sup>lt;sup>3</sup> Guaranteed by design and characterization, not subject to production test.

<sup>&</sup>lt;sup>4</sup> INL and DNL are measured at  $V_{WB}$  with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>&</sup>lt;sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>&</sup>lt;sup>6</sup> Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

<sup>&</sup>lt;sup>7</sup> Different from operating current; supply current for EEPROM read lasts approximately 20 µs.

<sup>&</sup>lt;sup>8</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>&</sup>lt;sup>9</sup> All dynamic characteristics use  $V_{DD}/V_{SS} = \pm 2.5 \text{ V}$ , and  $V_{LOGIC} = 2.5 \text{ V}$ .

 $<sup>^{10}</sup>$  Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at  $-40^{\circ}$ C to  $+125^{\circ}$ C.

<sup>11</sup> Retention lifetime equivalent at junction temperature (T.) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

#### ELECTRICAL CHARACTERISTICS—AD5144 AND AD5144A

 $V_{\rm DD} = 2.3 \ V$  to 5.5 V,  $V_{SS} = 0 \ V$ ;  $V_{\rm DD} = 2.25 \ V$  to 2.75 V,  $V_{SS} = -2.25 \ V$  to  $-2.75 \ V$ ;  $V_{\rm LOGIC} = 1.8 \ V$  to 5.5 V,  $-40^{\circ} C < T_{\rm A} < +125^{\circ} C$ , unless otherwise noted.

Table 3.

arameter Symbol Test Conditions/Comments		Min	Typ <sup>1</sup>	Max	Unit	
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		8			Bits
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{AB} = 10 \text{ k}\Omega$				
		$V_{DD} \ge 2.7  V$	-2	±0.2	+2	LSB
		$V_{DD} < 2.7 \text{ V}$	-5	±1.5	+5	LSB
		$R_{AB} = 100 \text{ k}\Omega$				
		$V_{DD} \ge 2.7 \text{ V}$	-1	±0.1	+1	LSB
		$V_{DD} < 2.7 \text{ V}$	-2	±0.5	+2	LSB
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-0.5	±0.2	+0.5	LSB
Nominal Resistor Tolerance	ΔR <sub>AB</sub> /R <sub>AB</sub>		-8	±1	+8	%
Resistance Temperature Coefficient <sup>3</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance <sup>3</sup>	Rw	Code = zero scale				
		$R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω
Bottom Scale or Top Scale	R <sub>BS</sub> or R <sub>TS</sub>					
		$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω
Nominal Resistance Match	R <sub>AB1</sub> /R <sub>AB2</sub>	Code = 0xFF	-1	±0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity <sup>4</sup>	INL					
		$R_{AB} = 10 \text{ k}\Omega$	-1	±0.2	+1	LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB
Differential Nonlinearity⁴	DNL		-0.5	±0.2	+0.5	LSB
Full-Scale Error	V <sub>WFSE</sub>					
		$R_{AB} = 10 \text{ k}\Omega$	-2.5	-0.1		LSB
		$R_{AB} = 100 \text{ k}\Omega$	-1	±0.2	+1	LSB
Zero-Scale Error	V <sub>WZSE</sub>					
		$R_{AB} = 10 \text{ k}\Omega$		1.2	3	LSB
		$R_{AB} = 100 \text{ k}\Omega$		0.5	1	LSB
Voltage Divider Temperature Coefficient <sup>3</sup>	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C

Parameter	Symbol	<b>Test Conditions/Comments</b>	Min	Typ <sup>1</sup>	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	I <sub>A</sub> , I <sub>B</sub> , and I <sub>W</sub>					
		$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
		$R_{AB} = 100 \text{ k}\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵			Vss		$V_{DD}$	V
Capacitance A, Capacitance B <sup>3</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		25		рF
		$R_{AB} = 100 \text{ k}\Omega$		12		рF
Capacitance W <sup>3</sup>	Cw	f = 1 MHz, measured to GND, code = half scale				
		$R_{AB} = 10 \text{ k}\Omega$		12		рF
		$R_{AB} = 100 \text{ k}\Omega$		5		рF
Common-Mode Leakage Current <sup>3</sup>		$V_A = V_W = V_B$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic <sup>3</sup>						
High	V <sub>INH</sub>	$V_{LOGIC} = 1.8 \text{ V to } 2.3 \text{ V}$	$0.8 \times V_{LOGIC}$			V
		$V_{LOGIC} = 2.3 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{LOGIC}$			V
Low	V <sub>INL</sub>				$0.2 \times V_{\text{LOGIC}}$	V
Input Hysteresis <sup>3</sup>	$V_{HYST}$		$0.1 \times V_{LOGIC}$			V
Input Current <sup>3</sup>	I <sub>IN</sub>				±1	μΑ
Input Capacitance <sup>3</sup>	C <sub>IN</sub>			5		pF
DIGITAL OUTPUTS						
Output High Voltage <sup>3</sup>	Vон	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$		$V_{\text{LOGIC}}$		V
Output Low Voltage <sup>3</sup>	V <sub>OL</sub>	$I_{SINK} = 3 \text{ mA}$			0.4	V
		$I_{SINK} = 6 \text{ mA}, V_{LOGIC} > 2.3 \text{ V}$			0.6	V
Three-State Leakage Current			-1		+1	μΑ
Three-State Output Capacitance				2		рF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = GND$	2.3		5.5	V
Dual-Supply Power Range			±2.25		±2.75	V
Logic Supply Range		Single supply, $V_{SS} = GND$	1.8		$V_{DD}$	V
		Dual supply, V <sub>SS</sub> < GND	2.25		$V_{DD}$	V
Positive Supply Current	I <sub>DD</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$				
		$V_{DD} = 5.5 \text{ V}$		0.7	5.5	μΑ
		$V_{DD} = 2.3 \text{ V}$		400		nA
Negative Supply Current	I <sub>SS</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$	-5.5	-0.7		μΑ
EEPROM Store Current <sup>3, 6</sup>	IDD_EEPROM_STORE	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = GND$		2		mA
EEPROM Read Current <sup>3, 7</sup>	I <sub>DD_EEPROM_READ</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		320		μΑ
Logic Supply Current	I <sub>LOGIC</sub>	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = GND$		1	120	nA
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = V_{LOGIC}$ or $V_{IL} = GND$		3.5		μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$ , code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min Typ¹ Max	Unit
DYNAMIC CHARACTERISTICS9				
Bandwidth	BW	-3 dB		
		$R_{AB} = 10 \text{ k}\Omega$	3	MHz
		$R_{AB} = 100 \text{ k}\Omega$	0.43	MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5 \text{ V, V}_A = 1 \text{ V rms,}$ $V_B = 0 \text{ V, f} = 1 \text{ kHz}$		
		$R_{AB} = 10 \text{ k}\Omega$	-80	dB
		$R_{AB} = 100 \text{ k}\Omega$	-90	dB
Resistor Noise Density	e <sub>N_wB</sub>	Code = half scale, $T_A = 25$ °C, $f = 10$ kHz		
		$R_{AB} = 10 \text{ k}\Omega$	7	nV/√Hz
		$R_{AB} = 100 \text{ k}\Omega$	20	nV/√Hz
V <sub>w</sub> Settling Time	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \text{ from}$ zero scale to full scale, $\pm 0.5 \text{ LSB}$ error band		
		$R_{AB} = 10 \text{ k}\Omega$	2	μs
		$R_{AB} = 100 \text{ k}\Omega$	12	μs
Crosstalk (Cw1/Cw2)	C <sub>T</sub>	$R_{AB} = 10 \text{ k}\Omega$	10	nV-sec
		$R_{AB} = 100 \text{ k}\Omega$	25	nV-sec
Analog Crosstalk	C <sub>TA</sub>		<b>-90</b>	dB
Endurance <sup>10</sup>		T <sub>A</sub> = 25°C	1	Mcycles
			100	kcycles
Data Retention <sup>11</sup>			50	Years

<sup>&</sup>lt;sup>1</sup> Typical values represent average readings at 25°C,  $V_{DD} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $V_{LOGIC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>2</sup> Resistor integral nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $(0.7 \times V_{DD})/R_{AB}$ .

<sup>&</sup>lt;sup>3</sup> Guaranteed by design and characterization, not subject to production test.

<sup>&</sup>lt;sup>4</sup> INL and DNL are measured at  $V_{WB}$  with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of ±1 LSB maximum are quaranteed monotonic operating conditions.

<sup>&</sup>lt;sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>&</sup>lt;sup>6</sup> Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

<sup>&</sup>lt;sup>7</sup> Different from operating current; supply current for EEPROM read lasts approximately 20 µs.

<sup>&</sup>lt;sup>8</sup>  $P_{DISS}$  is calculated from  $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>&</sup>lt;sup>9</sup> All dynamic characteristics use  $V_{DD}/V_{SS} = \pm 2.5 \text{ V}$ , and  $V_{LOGIC} = 2.5 \text{ V}$ .

<sup>&</sup>lt;sup>10</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at -40°C to +125°C.

<sup>11</sup> Retention lifetime equivalent at junction temperature (T.) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

#### INTERFACE TIMING SPECIFICATIONS

 $V_{\text{LOGIC}}$  = 1.8 V to 5.5 V; all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  unless otherwise noted.

**Table 4. SPI Interface** 

Parameter <sup>1</sup>	Test Conditions/Comments	Min Typ	Max	Unit	Description
t <sub>1</sub>	V <sub>LOGIC</sub> > 1.8 V	20		ns	SCLK cycle time
	$V_{LOGIC} = 1.8 V$	30		ns	
$t_2$	$V_{LOGIC} > 1.8 V$	10		ns	SCLK high time
	$V_{LOGIC} = 1.8 V$	15		ns	
t <sub>3</sub>	$V_{LOGIC} > 1.8 V$	10		ns	SCLK low time
	$V_{LOGIC} = 1.8 V$	15		ns	
t <sub>4</sub>		10		ns	SYNC-to-SCLK falling edge setup time
<b>t</b> <sub>5</sub>		5		ns	Data setup time
t <sub>6</sub>		5		ns	Data hold time
<b>t</b> <sub>7</sub>		10		ns	SYNC rising edge to next SCLK fall ignored
t <sub>8</sub> <sup>2</sup>		20		ns	Minimum SYNC high time
$t_9$ <sup>3</sup>		50		ns	SCLK rising edge to SDO valid
t <sub>10</sub>			500	ns	SYNC rising edge to SDO pin disable

 $<sup>^1</sup>$  All input signals are specified with  $t_r = t_f = 1$  ns/V (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ )/2.

Table 5. I<sup>2</sup>C Interface

Parameter <sup>1</sup>	Test Conditions/Comments	Min Typ	Max	Unit	Description
f <sub>SCL</sub> <sup>2</sup>	Standard mode		100	kHz	Serial clock frequency
	Fast mode		400	kHz	
t <sub>1</sub>	Standard mode	4.0		μs	SCL high time, t <sub>HIGH</sub>
	Fast mode	0.6		μs	
$t_2$	Standard mode	4.7		μs	SCL low time, t <sub>LOW</sub>
	Fast mode	1.3		μs	
t <sub>3</sub>	Standard mode	250		ns	Data setup time, t <sub>SU; DAT</sub>
	Fast mode	100		ns	
t <sub>4</sub>	Standard mode	0	3.45	μs	Data hold time, t <sub>HD; DAT</sub>
	Fast mode	0	0.9	μs	
<b>t</b> <sub>5</sub>	Standard mode	4.7		μs	Setup time for a repeated start condition, tsu; STA
	Fast mode	0.6		μs	
t <sub>6</sub>	Standard mode	4		μs	Hold time (repeated) for a start condition, thd; STA
	Fast mode	0.6		μs	
t <sub>7</sub>	Standard mode	4.7		μs	Bus free time between a stop and a start condition, t <sub>BUF</sub>
	Fast mode	1.3		μs	
t <sub>8</sub>	Standard mode	4		μs	Setup time for a stop condition, t <sub>SU; STO</sub>
	Fast mode	0.6		μs	
<b>t</b> <sub>9</sub>	Standard mode		1000	ns	Rise time of SDA signal, t <sub>RDA</sub>
	Fast mode	20 + 0.1 C <sub>L</sub>	300	ns	
t <sub>10</sub>	Standard mode		300	ns	Fall time of SDA signal, t <sub>FDA</sub>
	Fast mode	20 + 0.1 C <sub>L</sub>	300	ns	
t <sub>11</sub>	Standard mode		1000	ns	Rise time of SCL signal, t <sub>RCL</sub>
	Fast mode	20 + 0.1 C <sub>L</sub>	300	ns	
t <sub>11A</sub>	Standard mode		1000	ns	Rise time of SCL signal after a repeated start condition and after an acknowledge bit, t <sub>RCL1</sub> (not shown in Figure 5)
	Fast mode	20 + 0.1 C <sub>L</sub>	300	ns	and arter an acknowledge bit, their (not shown in Figure 3)

 $<sup>^2</sup>$  Refer to  $t_{\text{EEPROM\_PROGRAM}}$  and  $t_{\text{EEPROM\_READBACK}}$  for memory commands operations (see Table 6).  $^3$  Rpull\_UP = 2.2 k $\Omega$  to VpD with a capacitance load of 168 pF.

Parameter <sup>1</sup>	Test Conditions/Comments	Min	Тур	Max	Unit	Description
t <sub>12</sub>	Standard mode			300	ns	Fall time of SCL signal, t <sub>FCL</sub>
	Fast mode	20 + 0.1 C <sub>L</sub>		300	ns	
$t_{\text{SP}}^3$	Fast mode	0		50	ns	Pulse width of suppressed spike

<sup>&</sup>lt;sup>1</sup> Maximum bus capacitance is limited to 400 pF.

#### **Table 6. Control Pins**

Parameter	Min	Тур	Max	Unit	Description
t <sub>1</sub>	1			μs	End command to LRDAC falling edge
t <sub>2</sub>	50			ns	Minimum LRDAC low time
t <sub>3</sub>	0.1		10	μs	RESET low time
t <sub>EEPROM_PROGRAM</sub> 1		15	50	ms	Memory program time (not shown in Figure 8)
t <sub>EEPROM_READBACK</sub>		7	30	μs	Memory readback time (not shown in Figure 8)
t <sub>POWER_UP</sub> <sup>2</sup>			75	μs	Start-up time (not shown in Figure 8)
treset		30		μs	Reset EEPROM restore time (not shown in Figure 8)

<sup>&</sup>lt;sup>1</sup> EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.

#### **SHIFT REGISTER AND TIMING DIAGRAMS**




Figure 4. Input Shift Register Contents




Figure 5. I<sup>2</sup>C Serial Interface Timing Diagram (Typical Write Sequence)

<sup>&</sup>lt;sup>2</sup> The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.

<sup>&</sup>lt;sup>3</sup> Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.

 $<sup>^2</sup>$  Maximum time after  $V_{\text{DD}} - V_{\text{SS}}$  is equal to 2.3 V.




Figure 6. SPI Serial Interface Timing Diagram, CPOL = 0, CPHA = 1




Figure 7. SPI Serial Interface Timing Diagram, CPOL = 1, CPHA = 0




Figure 8. Control Pins Timing Diagram

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 7.

1 able /.									
Parameter	Rating								
V <sub>DD</sub> to GND	-0.3 V to +7.0 V								
V <sub>SS</sub> to GND	+0.3 V to -7.0 V								
$V_{DD}$ to $V_{SS}$	7 V								
V <sub>LOGIC</sub> to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$								
	+7.0 V (whichever is less)								
$V_A$ , $V_W$ , $V_B$ to GND	$V_{SS} - 0.3  V, V_{DD} + 0.3  V$								
I <sub>A</sub> , I <sub>W</sub> , I <sub>B</sub>									
Pulsed <sup>1</sup>									
Frequency > 10 kHz									
$R_{AW} = 10 \text{ k}\Omega$	±6 mA/d <sup>2</sup>								
$R_{AW} = 100 \text{ k}\Omega$	±1.5 mA/d <sup>2</sup>								
Frequency ≤ 10 kHz									
$R_{AW} = 10 \text{ k}\Omega$	±6 mA/√d²								
$R_{AW} = 100 \text{ k}\Omega$	±1.5 mA/√d²								
Digital Inputs	$-0.3 \text{ V to V}_{\text{LOGIC}} + 0.3 \text{ V or}$								
	+7 V (whichever is less)								
Operating Temperature Range, T <sub>A</sub> <sup>3</sup>	−40°C to +125°C								
Maximum Junction Temperature,	150°C								
T <sub>J</sub> Maximum									
Storage Temperature Range	−65°C to +150°C								
Reflow Soldering									
Peak Temperature	260°C								
Time at Peak Temperature	20 sec to 40 sec								
Package Power Dissipation	$(T_J \max - T_A)/\theta_{JA}$								
ESD <sup>4</sup>	4 kV								
FICDM	1.5 kV								

<sup>&</sup>lt;sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

**Table 8. Thermal Resistance** 

Package Type	θ <sub>JA</sub>	θıc	Unit
24-Lead LFCSP	35 <sup>1</sup>	3	°C/W
20-Lead TSSOP	143 <sup>1</sup>	45	°C/W

<sup>&</sup>lt;sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec airflow).

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^{2}</sup>$  d = pulse duty factor.

<sup>&</sup>lt;sup>3</sup> Includes programming of EEPROM memory.

<sup>&</sup>lt;sup>4</sup> Human body model (HBM) classification.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 9. 20-Lead TSSOP, SPI Interface Pin Configuration (AD5124/AD5144)

Table 9. 20-Lead TSSOP, SPI Interface Pin Function Descriptions (AD5124/AD5144)

Pin No.	Mnemonic	Description
1	SYNC	Synchronization Data Input, Active Low. When SYNC returns high, data is loaded into the input shift register.
2	GND	Ground Pin, Logic Ground Reference.
3	A1	Terminal A of RDAC1. $V_{SS} \le V_A \le V_{DD}$ .
4	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_W \le V_{DD}$ .
5	B1	Terminal B of RDAC1. $V_{SS} \le V_B \le V_{DD}$ .
6	A3	Terminal A of RDAC3. $V_{SS} \le V_A \le V_{DD}$ .
7	W3	Wiper Terminal of RDAC3. $V_{SS} \le V_W \le V_{DD}$ .
8	В3	Terminal B of RDAC3. $V_{SS} \le V_B \le V_{DD}$ .
9	V <sub>SS</sub>	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
10	A2	Terminal A of RDAC2. $V_{SS} \le V_A \le V_{DD}$ .
11	W2	Wiper Terminal of RDAC2. $V_{SS} \le V_W \le V_{DD}$ .
12	B2	Terminal B of RDAC2. $V_{SS} \le V_B \le V_{DD}$ .
13	A4	Terminal A of RDAC4. $V_{SS} \le V_A \le V_{DD}$ .
14	W4	Wiper Terminal of RDAC4. $V_{SS} \le V_W \le V_{DD}$ .
15	B4	Terminal B of RDAC4. $V_{SS} \le V_B \le V_{DD}$ .
16	$V_{DD}$	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
17	$V_{LOGIC}$	Logic Power Supply; 1.8 V to $V_{DD}$ . Decouple this pin with 0.1 $\mu F$ ceramic capacitors and 10 $\mu F$ capacitors.
18	SCLK	Serial Clock Line. Data is clocked in at the logic low transition.
19	SDI	Serial Data Input.
20	SDO	Serial Data Output. This is an open-drain output pin, and it needs an external pull-up resistor.




Figure 10. 20-Lead TSSOP, I<sup>2</sup>C Interface Pin Configuration (AD5144A)

Table 10. 20-Lead TSSOP, I<sup>2</sup>C Interface Pin Function Descriptions (AD5144A)

Pin No.	Mnemonic	Description
1	RESET	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. RESET is activated at the logic low. If this pin is not
		used, tie RESET to V <sub>LOGIC</sub> .
2	GND	Ground Pin, Logic Ground Reference.
3	A1	Terminal A of RDAC1. $V_{SS} \le V_A \le V_{DD}$ .
4	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_W \le V_{DD}$ .
5	B1	Terminal B of RDAC1. $V_{SS} \le V_B \le V_{DD}$ .
6	A3	Terminal A of RDAC3. $V_{SS} \le V_A \le V_{DD}$ .
7	W3	Wiper Terminal of RDAC3. $V_{SS} \le V_W \le V_{DD}$ .
8	B3	Terminal B of RDAC3. $V_{SS} \le V_B \le V_{DD}$ .
9	V <sub>SS</sub>	Negative Power Supply. Decouple this pin with 0.1 $\mu$ F ceramic capacitors and 10 $\mu$ F capacitors.
10	A2	Terminal A of RDAC2. $V_{SS} \le V_A \le V_{DD}$ .
11	W2	Wiper Terminal of RDAC2. $V_{SS} \le V_W \le V_{DD}$ .
12	B2	Terminal B of RDAC2. $V_{SS} \le V_B \le V_{DD}$ .
13	A4	Terminal A of RDAC4. $V_{SS} \le V_A \le V_{DD}$ .
14	W4	Wiper Terminal of RDAC4. $V_{SS} \le V_W \le V_{DD}$ .
15	B4	Terminal B of RDAC4. $V_{SS} \le V_B \le V_{DD}$ .
16	$V_{DD}$	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
17	V <sub>LOGIC</sub>	Logic Power Supply; 1.8 V to $V_{DD}$ . Decouple this pin with 0.1 $\mu$ F ceramic capacitors and 10 $\mu$ F capacitors.
18	SCL	Serial Clock Line. Data is clocked in at the logic low transition.
19	SDA	Serial Data Input/Output.
20	ADDR	Programmable Address for Multiple Package Decoding.




Figure 11. 24-Lead LFCSP Pin Configuration (AD5124/AD5144)

Table 11. 24-Lead LFCSP Pin Function Descriptions (AD5124/AD5144)

Pin No.	Mnemonic	Description
1	GND	Ground Pin, Logic Ground Reference.
2	A1	Terminal A of RDAC1. $V_{SS} \le V_A \le V_{DD}$ .
3	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_W \le V_{DD}$ .
4	B1	Terminal B of RDAC1. $V_{SS} \le V_B \le V_{DD}$ .
5	A3	Terminal A of RDAC3. $V_{SS} \le V_A \le V_{DD}$ .
6	W3	Wiper Terminal of RDAC3. $V_{SS} \le V_W \le V_{DD}$ .
7	В3	Terminal B of RDAC3. $V_{SS} \le V_B \le V_{DD}$ .
8	V <sub>SS</sub>	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
9	A2	Terminal A of RDAC2. $V_{SS} \le V_A \le V_{DD}$ .
10	W2	Wiper Terminal of RDAC2. $V_{SS} \le V_W \le V_{DD}$ .
11	B2	Terminal B of RDAC2. $V_{SS} \le V_B \le V_{DD}$ .
12	A4	Terminal A of RDAC4. $V_{SS} \le V_A \le V_{DD}$ .
13	W4	Wiper Terminal of RDAC4. $V_{SS} \le V_W \le V_{DD}$ .
14	B4	Terminal B of RDAC4. $V_{SS} \le V_B \le V_{DD}$ .
15	$V_{DD}$	Positive Power Supply. Decouple this pin with 0.1 µF ceramic capacitors and 10 µF capacitors.
16	V <sub>LOGIC</sub>	Logic Power Supply; 1.8 V to V <sub>DD</sub> . Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
17	SCL/SCLK	I <sup>2</sup> C Serial Clock Line (SCL). Data is clocked in at the logic low transition.
		SPI Serial Clock Line (SCLK). Data is clocked in at the logic low transition.
18	DIS	Digital Interface Select (SPI/I <sup>2</sup> C Select). SPI when DIS = 0 (GND), and I <sup>2</sup> C when DIS = 1 ( $V_{LOGIC}$ ). This pin cannot be left floating.
19	SDA/SDI	Serial Data Input/Output (SDA), When DIS = 1.
		Serial Data Input (SDI), When DIS = 0.
20	WP	Optional Write Protect. This pin prevents any changes to the present RDAC and EEPROM content, except when reloading the content of the EEPROM into the RDAC register. WP is activated at logic low. If this pin is not used, tie WP to V <sub>LOGIC</sub> .
21	ADDR1/SDO	Programmable Address (ADDR1) for Multiple Package Decoding, When DIS = 1.
		Serial Data Output (SDO). Open-drain output, needs an external pull-up resistor, when DIS = 0.
22	ADDR0/SYNC	Programmable Address (ADDR0) for Multiple Package Decoding, When DIS = 1.
		Synchronization Data Input, When DIS = 0. This pin is active low. When SYNC returns high, data is loaded into the input shift register.
23	LRDAC	Load RDAC. Transfers the contents of the input registers to their respective RDAC registers when their associated input registers were previously loaded using Command 2 (see Table 20). This allows simultaneous update of all RDAC registers. LRDAC is activated at the high-to-low transition. If not used, tie LRDAC to V <sub>LOGIC</sub> .
24	RESET	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. RESET is activated at the logic low. If not used, tie RESET to V <sub>LOGIC</sub> .
	EPAD	Internally Connect the Exposed Pad to Vss.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. R-INL vs. Code (AD5144/AD5144A)




Figure 13. R-INL vs. Code (AD5124)




Figure 14. INL vs. Code (AD5144/AD5144A)




Figure 15. R-DNL vs. Code (AD5144/AD5144A)




Figure 16. R-DNL vs. Code (AD5124)




Figure 17. DNL vs. Code (AD5144/AD5144A)

10877-014




Figure 18. INL vs. Code (AD5124)




Figure 19. Potentiometer Mode Temperature Coefficient (( $\Delta V_W/V_W$ )/ $\Delta T \times 10^6$ ) vs. Code




Figure 20. Supply Current vs. Temperature




Figure 21. DNL vs. Code (AD5124)




Figure 22. Rheostat Mode Temperature Coefficient (( $\Delta R_{WB}/R_{WB}$ )/ $\Delta T \times 10^6$ ) vs. Code




Figure 23. ILOGIC Current vs. Digital Input Voltage




Figure 24. 10 k $\Omega$  Gain vs. Frequency vs. Code




Figure 25. Total Harmonic Distortion Plus Noise (THD + N) vs. Frequency




Figure 26. Normalized Phase Flatness vs. Frequency,  $R_{AB} = 10 \text{ k}\Omega$ 




Figure 27. 100 k $\Omega$  Gain vs. Frequency vs. Code




Figure 28. Total Harmonic Distortion Plus Noise (THD+N) vs. Amplitude




Figure 29. Normalized Phase Flatness vs. Frequency,  $R_{AB} = 100 \text{ k}\Omega$ 




Figure 30. Incremental Wiper On Resistance vs. Positive Power Supply (VDD)




Figure 31. Maximum Bandwidth vs. Code vs. Net Capacitance




Figure 32. Maximum Transition Glitch




Figure 33. Resistor Lifetime Drift




Figure 34. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 35. Digital Feedthrough




Figure 36. Shutdown Isolation vs. Frequency




Figure 37. Theoretical Maximum Current vs. Code

## **TEST CIRCUITS**

Figure 38 to Figure 42 define the test conditions used in the Specifications section.




Figure 38. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 39. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 40. Wiper Resistance




Figure 41. Power Supply Sensitivity and Power Supply Rejection Ratio (PSS and PSRR)




Figure 42. Incremental On Resistance

### THEORY OF OPERATION

The AD5124/AD5144/AD5144A digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of  $V_{\text{SS}} < V_{\text{TERM}} < V_{\text{DD}}.$  The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input register) can be used to preload the RDAC register data.

The RDAC register can be programmed with any position setting using the I<sup>2</sup>C or SPI interface (depending on the model). When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of the EEPROM data takes approximately 15 ms; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

#### **RDAC REGISTER AND EEPROM**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5144/AD5144A, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the digital interface (see Table 14).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 14). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 14).

Alternatively, the EEPROM can be written to independently using Command 11 (see Table 20).

#### **INPUT SHIFT REGISTER**

For the AD5124/AD5144/AD5144A, the input shift register is 16 bits wide, as shown in Figure 4. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the AD5124 RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.

Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 14 and Table 20.

#### SERIAL DATA DIGITAL INTERFACE SELECTION, DIS

The AD5124/AD5144 LFSCP provides the flexibility of a selectable interface. When the digital interface select (DIS) pin is tied low, the SPI mode is engaged. When the DIS pin is tied high, the I<sup>2</sup>C mode is engaged.

#### **SPI SERIAL DATA INTERFACE**

The AD5124/AD5144 contain a 4-wire, SPI-compatible digital interface (SDI, SYNC, SDO, and SCLK). The write sequence begins by bringing the SYNC line low. The SYNC pin must be held low until the complete data-word is loaded from the SDI pin. Data is loaded in at the SCLK falling edge transition, as shown in Figure 6. When SYNC returns high, the serial dataword is decoded according to the instructions in Table 20.

To minimize power consumption in the digital input buffers when the part is enabled, operate all serial interface pins close to the  $V_{\text{LOGIC}}$  supply rails.

#### **SYNC Interruption**

In a standalone write sequence for the AD5124/AD5144, the  $\overline{SYNC}$  line is kept low for 16 falling edges of SCLK, and the instruction is decoded when  $\overline{SYNC}$  is pulled high. However, if the  $\overline{SYNC}$  line is kept low for less than 16 falling edges of SCLK, the input shift register content is ignored, and the write sequence is considered invalid.

#### SDO Pin

The serial data output pin (SDO) serves two purposes: to read back the contents of the control, EEPROM, RDAC, and input registers using Command 3 (see Table 14 and Table 20), and to connect the AD5124/AD5144 in daisy-chain mode.

The SDO pin contains an internal open-drain output that needs an external pull-up resistor. The SDO pin is enabled when SYNC is pulled low, and the data is clocked out of SDO on the rising edge of SCLK, as shown in Figure 6 and Figure 7.

#### **Daisy-Chain Connection**

Daisy chaining minimizes the number of port pins required from the controlling IC. As shown in Figure 43, the SDO pin of one package must be tied to the SDI pin of the next package. The clock period may need to be increased because of the propagation delay of the line between subsequent devices. When two AD5124/AD5144 devices are daisy chained, 32 bits of data are required. The first 16 bits are assigned to U2, and the second 16 bits are assigned to U1, as shown in Figure 44. Keep the SYNC pin low until all 32 bits are clocked into their respective serial registers. The SYNC pin is then pulled high to complete the operation.

To prevent data from mislocking (for example, due to noise) the part includes an internal counter, if the SCLK falling edges count is not a multiple of 8, the part ignores the command. A valid clock count is 16, 24, 32, 40, and so on. The counter resets when SYNC returns high.




Figure 43. Daisy-Chain Configuration




Figure 44. Daisy-Chain Diagram

#### I<sup>2</sup>C SERIAL DATA INTERFACE

The AD5144/AD5144A have 2-wire, I<sup>2</sup>C-compatible serial interfaces. These devices can be connected to an I<sup>2</sup>C bus as a slave device, under the control of a master device. See Figure 5 for a timing diagram of a typical write sequence.

The AD5144/AD5144A support standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

- The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/W bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
  - If the  $R/\overline{W}$  bit is set high, the master reads from the slave device. However, if the  $R/\overline{W}$  bit is set low, the master writes to the slave device.
- Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit).
   The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

#### I<sup>2</sup>C ADDRESS

The AD5144/AD5144A each have two different device address options available (see Table 12 and Table 13).

Table 12. 20-Lead TSSOP Device Address Selection

ADDR	7-Bit I <sup>2</sup> C Device Address
$V_{LOGIC}$	0101000
No connect1	0101010
GND	0101011

 $<sup>^{1}</sup>$  Not available in bipolar mode (V<sub>SS</sub> < 0 V) or in low voltage mode (V<sub>LOGIC</sub> = 1.8 V).

Table 13. 24-Lead LFCSP Device Address Selection

ADDR0 Pin	ADDR1 Pin	7-Bit I <sup>2</sup> C Device Address
V <sub>LOGIC</sub>	V <sub>LOGIC</sub>	0100000
No connect <sup>1</sup>	V <sub>LOGIC</sub>	0100010
GND	V <sub>LOGIC</sub>	0100011
$V_{LOGIC}$	No connect <sup>1</sup>	0101000
No connect <sup>1</sup>	No connect <sup>1</sup>	0101010
GND	No connect <sup>1</sup>	0101011
$V_{LOGIC}$	GND	0101100
No connect <sup>1</sup>	GND	0101110
GND	GND	0101111

 $<sup>^{1}</sup>$  Not available in bipolar mode (V<sub>SS</sub> < 0 V) or in low voltage mode (V<sub>LOGIC</sub> = 1.8 V).

Table 14. Reduced Commands Operation Truth Table

Command	Bit	Control its[DB15:DB12]		Bit	Add s[DB	ress 11:DB	88]¹	Data Bits[DB7:DB0] 1												
Number	<b>C</b> 3	C2	<b>C</b> 1	CO	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operati	Operation		
0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	NOP: do	nothing.		
1	0	0	0	1	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC			
2	0	0	1	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input register			
3	0	0	1	1	Χ	0	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	D1	D0	Read back contents		ts	
																	D1	D0	Data	
																	0	1	EEPROM	
																	1	1	RDAC	
9	0	1	1	1	0	0	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	Copy RD	AC registe	to EEPROM	
10	0	1	1	1	0	0	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Copy EE	PROM into	RDAC	
14	1	0	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Software reset			
15	1	1	0	0	А3	0	A1	Α0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	D0	Software shutdown			
																	D0 Condition			
																	0	Normal	mode	
																	1	Shutdov	vn mode	

 $<sup>^{1}</sup>$  X = don't care.

Table 15. Reduced Address Bits Table

А3	A2	A1	A0	Channel	Stored Channel Memory
1	0	X <sup>1</sup>	X <sup>1</sup>	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1
0	0	0	1	RDAC2	RDAC2
0	0	1	0	RDAC3	RDAC3
0	0	1	1	RDAC4	RDAC4

 $<sup>^{1}</sup>$  X = don't care.

#### **ADVANCED CONTROL MODES**

The AD5124/AD5144/AD5144A digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 20 and Table 22).

Key programming features include the following:

- Input register
- Linear gain setting mode
- Low wiper resistance feature
- Linear increment and decrement instructions
- ±6 dB increment and decrement instructions
- Burst mode (I<sup>2</sup>C only)
- Reset
- Shutdown mode

#### Input Register

The AD5124/AD5144/AD5144A include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back from using Command 3 (see Table 20).

This feature allows a synchronous and asynchronous update of one or all of the RDAC registers at the same time.

The transfer from the input register to the RDAC register is done asynchronously by the LRDAC pin or synchronously by Command 8 (see Table 20).

If new data is loaded into an RDAC register, this RDAC register automatically overwrites the associated input register.

#### Linear Gain Setting Mode

The patented architecture of the AD5124/AD5144AD5144A allows the independent control of each string resistor,  $R_{AW}$ , and  $R_{WB}$ . To enable this feature, use Command 16 (see Table 20) to set Bit D2 of the control register (see Table 22).

This mode of operation can control the potentiometer as two independent rheostats connected at a single point, the W terminal.

This feature enables a second input and an RDAC register per channel, as shown in Table 21, but the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear gain setting modes. The EEPROM commands affect the  $R_{WB}$  resistance only. The parts restores in potentiometer mode after a reset or power-up.

#### Low Wiper Resistance Feature

The AD5124/AD5144/AD5144A include two commands to reduce the wiper resistance between the terminals when the devices achieve full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as  $R_{TS}$ . Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as  $R_{BS}$ .

The contents of the RDAC registers are unchanged by entering into these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 20); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 20).

Table 16 and Table 17 show the truth tables for the top scale position and the bottom scale position, respectively, when the potentiometer or linear gain setting mode is enabled.

**Table 16. Top Scale Truth Table** 

Linear Gain S	Setting Mode	Potentiometer Mode				
R <sub>AW</sub>	R <sub>WB</sub>	R <sub>AW</sub>	RwB			
R <sub>AB</sub>	R <sub>AB</sub>	R <sub>TS</sub>	R <sub>AB</sub>			

**Table 17. Bottom Scale Truth Table** 

Linear Gain S	etting Mode	Potentiometer Mode				
R <sub>AW</sub>	R <sub>WB</sub>	R <sub>AW</sub>	R <sub>WB</sub>			
R <sub>TS</sub>	R <sub>BS</sub>	R <sub>AB</sub>	R <sub>BS</sub>			

#### **Linear Increment and Decrement Instructions**

The increment and decrement commands (Command 4 and Command 5 in Table 20) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.

For an increment command, executing Command 4 automatically moves the wiper to the next RDAC position. This command can be executed in a single channel or multiple channels.

#### ±6 dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6, and the -6 dB decrement is activated by Command 7 (see Table 20). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the full-scale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 18).

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register value. Internally, the AD5124/AD5144/AD5144A use shift registers to shift the bits left and right to achieve a  $\pm 6$  dB increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 18. Detailed Left Shift and Right Shift Functions for the ±6 dB Step Increment and Decrement

me = o me o top morement unit	. 2 *********
Left Shift (+6 dB/Step)	Right Shift (–6 dB/Step)
0000 0000	1111 1111
0000 0001	0111 1111
0000 0010	0011 1111
0000 0100	0001 1111
0000 1000	0000 1111
0001 0000	0000 0111
0010 0000	0000 0011
0100 0000	0000 0001
1000 0000	0000 0000
1111 1111	0000 0000

#### Burst Mode (I<sup>2</sup>C Only)

By enabling the burst mode, multiple data bytes can be sent to the part consecutively. After the command byte, the part interprets the following consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.

The burst mode is activated by setting Bit D3 of the control register (see Table 22).

#### Reset

The AD5124/AD5144/AD5144A can be reset through software by executing Command 14 (see Table 20) or through hardware on the low pulse of the RESET pin. The reset command loads the RDAC register with the contents of the EEPROM and takes approximately 30  $\mu s$ . The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale. Tie RESET to  $V_{\rm DD}$  if the RESET pin is not used.

#### Shutdown Mode

The AD5124/AD5144/AD5144A can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 20), and setting the LSB (D0) to 1. This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open circuited, and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of 40  $\Omega$  is present. When the device is configured in linear gain setting mode, the resistor addressed, Raw or RwB, is internally place at high impedance. Table 19 shows a truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 20 are supported while in shutdown mode. Execute Command 15 (see Table 20) and set the LSB (D0) to 0 to exit shutdown mode.

Table 19. Shutdown Mode Truth Table

Linear Gain S	Potentiometer Mode			
R <sub>AW</sub>	R <sub>WB</sub>	R <sub>AW</sub>	RwB	
High impedance	High impedance	High impedance	R <sub>BS</sub>	

#### **EEPROM OR RDAC REGISTER PROTECTION**

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 22), which protects the RDAC and EEPROM registers independently.

If the registers are protected by hardware, pull the  $\overline{WP}$  pin low (only available in the LFCSP package). If the  $\overline{WP}$  pin is pulled low when the part is executing a command, the protection is not enabled until the command is completed (only available in the LFCSP package).

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

### LOAD RDAC INPUT REGISTER (LRDAC)

LRDAC software or hardware transfers data from the input register to the RDAC register (and therefore updates the wiper position). By default, the input register has the same value as the RDAC register; therefore, only the input register that has been updated using Command 2 is updated.

Software  $\overline{LRDAC}$ , Command 8, allows updating of a single RDAC register or all of the channels at once (see Table 20). This is a synchronous update.

The hardware LRDAC is completely asynchronous and copies the content of all the input registers into the associated RDAC registers. If a command is being executed, any transition in the  $\overline{LRDAC}$  pin is ignored by the part to avoid data corruption.

**Table 20. Advance Commands Operation Truth Table** 

Command	E	Bi	Address Bits[DB11:DB8] <sup>1</sup> Data Bits[DB7:DB0] <sup>1</sup>																
Number	С3	C2	C1	C0	А3	A2	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Oper	ation	
0	0	0	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	NOP: do nothing		
1	0	0	0	1	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC		
2	0	0	1	0	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input register		
3	0	0	1	1	Χ	A2	A1	A0	Χ	Χ	Χ	Χ	Χ	Χ	D1	D0	Read back contents		ontents
																	D1	D0	Data
																	0	0	Input register
																	0	1	EEPROM
																	1	0	Control register
																	1	1	RDAC
4	0	1	0	0	A3	A2	A1	Α0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	Linear RDAC increment		increment
5	0	1	0	0	А3	A2	A1	Α0	Χ	Х	Χ	Χ	Χ	Χ	Χ	0	Linear RDAC decrement		decrement
6	0	1	0	1	А3	A2	A1	Α0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	+6 dB RDAC increment		
7	0	1	0	1	А3	A2	A1	Α0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	−6 dB RDAC decrement		
8	0	1	1	0	А3	A2	A1	A0	Х	Х	Х	Х	Χ	Χ	Χ	Х	Copy input register to RDAC (software LRDAC)		
9	0	1	1	1	0	0	A1	A0	Х	Х	Х	Х	Χ	Χ	Χ	1	Copy RDAC register to EEPROM		egister to
10	0	1	1	1	0	0	A1	Α0	Χ	Х	Χ	Χ	Χ	Χ	Χ	0	Сору	EEPRO	M into RDAC
11	1	0	0	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to EEPROM		
12	1	0	0	1	А3	A2	A1	Α0	1	Χ	Χ	Χ	Χ	Χ	Χ	D0	Top so	cale	
																	D0 = 0; normal mode		nal mode
																	D0 = 1; shutdown mode		down mode
13	1	0	0	1	А3	A2	A1	Α0	0	Χ	Χ	Χ	Χ	Χ	Χ	D0	Botto	m scale	2
																	D0 = 1; enter		
																	D0 = 0; exit		
14	1	0	1	1	Х	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	Software reset		
15	1	1	0	0	А3	A2	A1	A0	Х	Χ	Χ	Χ	Χ	Χ	Χ	D0	Software shutdown D0 = 0; normal mode		utdown
																			nal mode
																	D0 = 1; device placed in shutdown mode		
16	1	1	0	1	Х	Х	Χ	Х	Х	Х	Х	Х	D3	D2	D1	D0	Copy serial register data to control register		

 $<sup>^{1}</sup>$  X = don't care.

Table 21. Address Bits

				Potention	neter Mode	Linear Gain	Setting Mode	Stored RDAC
А3	A2	<b>A1</b>	A0	Input Register	put Register RDAC Register Inp		RDAC Register	Memory
1	X <sup>1</sup>	X <sup>1</sup>	X <sup>1</sup>	All channels	All channels	All channels	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1	R <sub>WB1</sub>	R <sub>WB1</sub>	RDAC1
0	1	0	0	Not applicable	Not applicable	R <sub>AW1</sub>	R <sub>AW1</sub>	Not applicable
0	0	0	1	RDAC2	RDAC2	R <sub>WB2</sub>	R <sub>WB2</sub>	RDAC2
0	1	0	1	Not applicable	Not applicable	R <sub>AW2</sub>	R <sub>AW2</sub>	Not applicable
0	0	1	0	RDAC3	RDAC3	R <sub>WB3</sub>	R <sub>WB3</sub>	RDAC3
0	1	1	0	Not applicable	Not applicable	R <sub>AW3</sub>	R <sub>AW3</sub>	Not applicable
0	0	1	1	RDAC4	RDAC4	R <sub>WB4</sub>	R <sub>WB4</sub>	RDAC4
0	1	1	1	Not applicable	Not applicable	R <sub>AW4</sub>	R <sub>AW4</sub>	Not applicable

 $<sup>^{1}</sup>$  X = don't care.

**Table 22. Control Register Bit Descriptions** 

Bit Name	Description							
D0	RDAC register write protect							
	0 = wiper position frozen to value in EEPROM memory							
	1 = allows update of wiper position through digital interface (default)							
D1	EEPROM program enable							
	0 = EEPROM program disabled							
	1 = enables device for EEPROM program (default)							
D2	Linear setting mode/potentiometer mode							
	0 = potentiometer mode (default)							
	1 = linear gain setting mode							
D3	Burst mode (I <sup>2</sup> C only)							
	0 = disabled (default)							
	1 = enabled (no disable after stop or repeat start condition)							

#### **RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5124/AD5144 employ a three-stage segmentation approach, as shown in Figure 45. The AD5124/AD5144/AD5144A wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from  $V_{\rm DD}$  and  $V_{\rm SS}$ .




Figure 45. AD5124/AD5144/AD5144A Simplified RDAC Circuit

#### Top Scale/Bottom Scale Architecture

In addition, the AD5124/AD5144/AD5144A include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 130  $\Omega$  to 60  $\Omega$  (R<sub>AB</sub> = 100 k $\Omega$ ). At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 60  $\Omega$  (R<sub>AB</sub> = 100 k $\Omega$ ).

#### PROGRAMMING THE VARIABLE RESISTOR

#### Rheostat Operation—±8% Resistor Tolerance

The AD5124/AD5144/AD5144A operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown in Figure 46.




Figure 46. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B,  $R_{AB}$ , is  $10~k\Omega$  or  $100~k\Omega$ , and has 128/256 tap points accessed by the wiper terminal. The 7-bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are AD5124:

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W$$
 From 0x00 to 0x7F (1)

AD5144/AD5144A:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W$$
 From 0x00 to 0xFF (2)

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance,  $R_{\text{WA}}$ .  $R_{\text{WA}}$  also gives a maximum of 8% absolute resistance error.  $R_{\text{WA}}$  starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

$$R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W$$
 From 0x00 to 0x7F (3)

AD5144/AD5144A:

$$R_{AW}(D) = \frac{256 - D}{256} \times R_{AB} + R_W$$
 From 0x00 to 0xFF (4)

where:

AD5124:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

If the part is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional to the code loaded in the associate RDAC register. The general equations for this operation are

#### AD5124:

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W$$
 From 0x00 to 0x7F (5

#### AD5144/AD5144A:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \qquad \text{From 0x00 to 0xFF} \quad (6)$$

where

*D* is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

In the bottom scale condition or top scale condition, a finite total wiper resistance of 40  $\Omega$  is present. Regardless of which setting the part is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B to the maximum continuous current of  $\pm 6$  mA or to the pulse current specified in Table 7. Otherwise, degradation or possible destruction of the internal switch contact can occur.

# PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 47.




Figure 47. Potentiometer Mode Configuration

Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at  $V_{\rm W}$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{AW}(D)}{R_{AB}} \times V_B \tag{7}$$

where

 $R_{WB}(D)$  can be obtained from Equation 1 and Equation 2.  $R_{AW}(D)$  can be obtained from Equation 3 and Equation 4.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors,  $R_{\text{AW}}$  and  $R_{\text{WB}}$ , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

#### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5124/AD5144/AD5144A are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{\rm DD}$  are clamped by the forward-biased diode. There is no polarity constraint between  $V_{\rm A}$ ,  $V_{\rm W}$ , and  $V_{\rm B}$ , but they cannot be higher than  $V_{\rm DD}$  or lower than  $V_{\rm SS}$ .




Figure 48. Maximum Terminal Voltages Set by VDD and VSS

#### **POWER-UP SEQUENCE**

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 48), it is important to power up  $V_{\rm DD}$  first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that  $V_{\rm DD}$  is powered unintentionally. The ideal power-up sequence is  $V_{\rm SS}$ ,  $V_{\rm DD}$ ,  $V_{\rm LOGIC}$ , digital inputs, and  $V_{\rm A}$ ,  $V_{\rm B}$ , and  $V_{\rm W}$ . The order of powering  $V_{\rm A}$ ,  $V_{\rm B}$ ,  $V_{\rm W}$ , and digital inputs is not important as long as they are powered after  $V_{\rm SS}$ ,  $V_{\rm DD}$ , and  $V_{\rm LOGIC}$ . Regardless of the power-up sequence and the ramp rates of the power supplies, once  $V_{\rm DD}$  is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

#### LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 49 illustrates the basic supply bypassing configuration for the AD5124/AD5144/AD5144A.





Figure 49. Power Supply Bypassing


06-11-2012-A

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.

Figure 50. 24-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-24-10) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 51. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1, 2</sup> $R_{AB}$ (k $\Omega$ )		Resolution	Interface	Temperature Range	Package Description	Package Option
AD5124BCPZ10-RL7	10	128	SPI/I <sup>2</sup> C	-40°C to +125°C	24-Lead LFCSP_WQ	CP-24-10
AD5124BCPZ100-RL7	100	128	SPI/I <sup>2</sup> C	-40°C to +125°C	24-Lead LFCSP_WQ	CP-24-10
AD5124BRUZ10	10	128	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5124BRUZ100	100	128	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5124BRUZ10-RL7	10	128	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5124BRUZ100-RL7	100	128	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5144BCPZ10-RL7	10	256	SPI/I <sup>2</sup> C	-40°C to +125°C	24-Lead LFCSP_WQ	CP-24-10
AD5144BCPZ100-RL7	100	256	SPI/I <sup>2</sup> C	-40°C to +125°C	24-Lead LFCSP_WQ	CP-24-10
AD5144BRUZ10	10	256	SPI	−40°C to +125°C	20-lead TSSOP	RU-20
AD5144BRUZ100	100	256	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5144BRUZ10-RL7	10	256	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
AD5144BRUZ100-RL7	100	256	SPI	-40°C to +125°C	20-lead TSSOP	RU-20
EVAL-AD5144DBZ					Evaluation Board	
AD5144ABRUZ10	10	256	I <sup>2</sup> C	-40°C to +125°C	20-lead TSSOP	RU-20
AD5144ABRUZ100	AD5144ABRUZ100 100 25		I <sup>2</sup> C	-40°C to +125°C	20-lead TSSOP	RU-20
AD5144ABRUZ10-RL7	14ABRUZ10-RL7   10   256   I <sup>2</sup> C   -4		-40°C to +125°C	20-lead TSSOP	RU-20	
AD5144ABRUZ100-RL7 100		256	I <sup>2</sup> C	-40°C to +125°C	20-lead TSSOP	RU-20

 $<sup>^1</sup>$  Z = RoHS Compliant Part.  $^2$  The evaluation board is shipped with the 10 k $\Omega$  R<sub>AB</sub> resistor option; however, the board is compatible with both of the available resistor value options.

**Data Sheet** 

AD5124/AD5144/AD5144A

## **NOTES**

**NOTES** 

 $I^2 C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$