

Single-Phase PWM Regulator for IMVP-6™ Mobile **CPUS**

ISL62884C

The ISL62884C is a single-phase PWM buck regulator for miroprocessor core power supply. It uses an integrated gate drivers to provide a complete solution. The PWM modulator of ISL62884C is based on Intersil's Robust Ripple Regulator (R^{3TM}) technology. Compared with traditional modulators, the R^{3™} modulator commands variable switching frequency during load transients, achieving faster transient response. With the same modulator, the switching frequency is reduced at light load, increasing the regulator efficiency.

The ISL62884C is fully compliant with IMVP-6™ specifications. It responds to DPRSLPVR signals by entering/exiting diode emulation mode. It reports the regulator output current through the IMON pin. It senses the current by using either discrete resistor or inductor DCR whose variation over-temperature can be thermally compensated by a single NTC thermistor. It uses differential remote voltage sensing to accurately regulate the processor die voltage. The adaptive body diode conduction time reduction function minimizes the body diode conduction loss in diode emulation mode. User-selectable overshoot reduction function offers an option to aggressively reduce the output capacitors as well as the option to disable it for users concerned about increased system thermal stress.

1

Features

- Precision Core Voltage Regulation
 - 0.5% System Accuracy Over-Temperature
 - Enhanced Load Line Accuracy
- · Voltage Identification Input
 - 7-Bit VID Input, OV to 1.500V in 12.5mV Steps
 - Supports VID Changes On-The-Fly
- Supports Multiple Current Sensing Methods
 - Lossless Inductor DCR Current Sensing
 - Precision Resistor Current Sensing
- Superior Noise Immunity and Transient Response
- Current Monitor
- · Differential Remote Voltage Sensing
- High Efficiency Across Entire Load Range
- · Integrated Gate Driver
- Adaptive Body Diode Conduction Time Reduction
- User-selectable Overshoot Reduction Function
- Small Footprint 28 Ld 4x4 TQFN Package
- Pb-Free (RoHS Compliant)


Applications* (see page 29)

- · Notebook Core Voltage Regulator
- Notebook GPU Voltage Regulator

Related Literature * (see page 29)

• See AN1545 for Evaluation Board Application Note "ISL62884CEVAL2Z Evaluation User Guide"

Load Line Regulation




Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	1 = 1111 ; 1 = 1110 =		PKG. DWG. #
ISL62884CHRTZ	62884C HRTZ	-10 to +100	28 Ld 4x4 TQFN	L28.4x4
ISL62884CIRTZ	62884C IRTZ	-40 to +100	28 Ld 4x4 TQFN	L28.4x4

NOTES:

- 1. Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL62884C. For more information on MSL please see techbrief IB363.

Pin Configuration




int<u>ersil</u>

Pin Function Description

PIN NUMBER	SYMBOL	DESCRIPTION					
1	CLK_EN#	Open drain output to enable system PLL clock. It goes low 13 switching cycles after V_{CORE} is within 10% of V_{BOOT} .					
2	PGOOD	Power-Good open-drain output indicating when the regulator is able to supply regulated voltage. Pull-up externally with a 680Ω resistor to VCCP or $1.9 \text{k}\Omega$ to 3.3V .					
3	RBIAS	A resistor to GND sets internal current reference. A $147k\Omega$ resistor sets the controller for CPU core application and a $47k\Omega$ resistor sets the controller for GPU core application.					
4	VW	A resistor from this pin to COMP programs the switching frequency (8k Ω gives approximately 300kHz).					
5	COMP	This pin is the output of the error amplifier. Also, a resistor across this pin and GND adjusts the overcurrent threshold.					
6	FB	This pin is the inverting input of the error amplifier.					
7	VSEN	Remote core voltage sense input. Connect to microprocessor die.					
8	RTN	Remote voltage sensing return. Connect to ground at microprocessor die.					
9, 10	ISUM- and ISUM+	Droop current sense input.					
11	VDD	5V bias power.					
12	VIN	Power stage supply voltage, used for feed-forward.					
13	DPRSTP#	A mode signal from the CPU. Combined with the DPRSLPVR signal, it determines the operational mode of the controller.					
14	ВООТ	Connect an MLCC capacitor across the BOOT and the PHASE pin. The boot capacitor is charged through an internal boot diode connected from the VCCP pin to the BOOT pin, each time the PHASE pin drops below VCCP minus the voltage dropped across the internal boot diode.					
15	UGATE	Output of the high-side MOSFET gate driver. Connect the UGATE pin to the gate of the high-side MOSFET.					
16	PHASE	Current return path for the high-side MOSFET gate driver. Connect the PHASE pin to the node consisting of the high-side MOSFET source, the low-side MOSFET drain, and the output inductor.					
17	VSSP	Current return path for the low-side MOSFET gate driver. Connect the VSSP pin to the source of the low-side MOSFET through a low impedance path, preferably in parallel with the traces connecting the LGATE pins to the gates of the low-side MOSFET.					
18	LGATE	Output of the low-side MOSFET gate driver. Connect the LGATE1 pin to the gate of the Phase-1 low-side MOSFET.					
19	VCCP	Input voltage bias for the internal gate drivers. Connect $+5V$ to the VCCP pin. Decouple with at least $1\mu F$ of an MLCC capacitor to the VSSP pin.					
20 thru 26	VID0 thru VID6	VID input with VID0 = LSB and VID6 = MSB.					
27	VR_ON	Voltage regulator enable input. A high level logic signal on this pin enables the regulator.					
28	DPRSLPVR	Deeper sleep enable signal. A high level logic signal on this pin indicates that the microprocessor is in deeper sleep mode. It also programs the output voltage slew rate at $10\text{mV/}\mu\text{s}$ for DPRSLPVR = 0 and $2.5\text{mV/}\mu\text{s}$ for DPRSLPVR = 1.					
Pad	PD	The bottom pad is electrically connected to the GND pin inside the IC. It should also be used as the thermal pad for heat removal.					

intersil

Block Diagram



ISL62884C

Table of Contents

Ordering Information	2
Pin Configuration	2
Pin Function Description	3
Block Diagram	4
Absolute Maximum Ratings	6
Thermal Information	
Recommended Operating Conditions	6
Electrical Specifiactions	6
Gate Driver Timing Diagram	
Simplified Application Circuits	
Theory of Operation	
Multiphase R3™ Modulator Diode Emulation and Period Stretching Start-Up Timing Voltage Regulation and Load Line Implementation Differential Sensing CCM Switching Frequency Modes of Operation Dynamic Operation Protections Adaptive Body Diode Conduction Time Reduction Overshoot Reduction Function Key Component Selection RBIAS Inductor DCR Current-Sensing Network Resistor Current-Sensing Network Overcurrent Protection Load Line Slope Compensator Optional Slew Rate Compensation Circuit For 1-Tick VID Transition	11 12 12 15 15 15 16 16 17 17 19 19 20
Layout Guidelines	
Reference Design Bill of Materials	25
Typical Performance	26
Revision History	29
Products	29
Package Outline Drawing	30

Absolute Maximum Ratings

Supply Voltage, VDD. -0.3V to +7V Battery Voltage, VIN. +28V Boot Voltage (BOOT) -0.3V to +33V Boot to Phase Voltage (BOOT-PHASE) -0.3V to +7V(DC) -0.3V to +9V(<10ns)
Phase Voltage (PHASE)7V (<20ns Pulse Width, 10µJ) UGATE Voltage (UGATE) PHASE-0.3V (DC) to BOOT
PHASE-5V (<20ns Pulse Width, 10μJ) to BOOT LGATE, LGATEa and LGATEb Voltage
0.3V (DC) to VDD+0.3V
LGATEa and LGATEb2.5V (<20ns Pulse Width, 2.5µJ) to VDD+0.3V LGATE
2.5V (<20ns Pulse Width, 5µJ) to VDD + 0.3V All Other Pins0.3V to (VDD + 0.3V) Open Drain Outputs, PGOOD, VR_TT#, CLK_EN#
0.3V to +7V
ESD Rating Human Body Model (Tested per JESD22-A114E) 2kV Machine Model (Tested per JESD22-A115-A) 200V Latch Up (per JESD-78B; Class 2, Level B, Note 6) 100mA

6

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ_{JC} (°C/W)
28 Ld TQFN Package (Notes 4, 5).	42	5
Maximum Junction Temperature		+150°C
Maximum Storage Temperature Ran	ge65°	°C to +150°C
Pb-Free Reflow Profile		ee link below
http://www.intersil.com/pbfree/Pk	o-FreeReflow.	<u>asp</u>

Recommended Operating Conditions

Supply Voltage, VDD +5V ±5%
Battery Voltage, VIN +4.5V to 25V
Ambient Temperature
ISL62884CHRTZ10°C to +100°C
ISL62884CIRTZ40°C to +100°C
Junction Temperature
ISL62884CHRTZ10°C to +125°C
ISL62884CIRTZ40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. Jedec Class II pulse conditions and failure criterion uses. Level B exception is using a minimum negative pulse of -1.2V on the DPRSLPVR pin (#28).

Electrical Specifications

Operating Conditions: $V_{DD} = 5V$, $T_A = -40^{\circ}C$ to $+100^{\circ}C$, $f_{SW} = 300$ kHz, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to $+100^{\circ}C$.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT POWER SUPPLY						
+5V Supply Current	I _{VDD}	VR_ON = 1V		3.2	4.0	mA
		VR_ON = 0V			1	μΑ
Battery Supply Current	I _{VIN}	VR_ON = 0V	1	μΑ		
V _{IN} Input Resistance	R _{VIN}	VR_ON = 1V		900		kΩ
Power-On-Reset Threshold	POR _r	V _{DD} rising		4.35	4.5	V
	POR _f	V _{DD} falling	4.00	4.15		V
SYSTEM AND REFERENCE	S		1			1
ISL62884CHRTZ System Accuracy	%Error (V _{CC_CORE})	No load; closed loop, active mode range VID = 0.75V to 1.50V	-0.5		+0.5	%
		VID = 0.5V to 0.7375V	-8		+8	mV
		VID = 0.3V to 0.4875V	-15		+15	mV
ISL62884CIRTZ System Accuracy	%Error (V _{CC_CORE})	No load; closed loop, active mode range VID = 0.75V to 1.50V	-0.8		+0.8	%
		VID = 0.5V to 0.7375V	-10		+10	mV
		VID = 0.3V to 0.4875V	-18		+18	mV
Boot Supply Voltage	V _{BOOT}	ISL62884CHRTZ	1.194	1.2	1.206	V
		ISL62884CIRTZ	1.1904	1.2	1.2096	V
Maximum Output Voltage	V _{CC_CORE(max)}	VID = [0000000]		1.500		V

FN7591.0 FN7591.0 March 16, 2010

Electrical Specifications Operating Conditions: $V_{DD} = 5V$, $T_A = -40^{\circ}C$ to $+100^{\circ}C$, $f_{SW} = 300$ kHz, unless otherwise noted. **Boldface limits apply over the operating temperature range, -40°C to +100°C.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Minimum Output Voltage (Note 7)	V _{CC_CORE} (min)	VID = [1111111]		0		V
R _{BIAS} Voltage		$R_{BIAS} = 147 \mathrm{k}\Omega$	1.45	1.47	1.49	V
CHANNEL FREQUENCY						
Nominal Channel Frequency	f _{SW(nom)}	$RF_{SET} = 7k\Omega$, $V_{COMP} = 1V$	295	310	325	kHz
Adjustment Range			200		500	kHz
AMPLIFIERS						
Current-Sense Amplifier Input Offset		I _{FB} = 0A	-0.15		+0.15	mV
Error Amp DC Gain (Note 7)	A _{VO}			90		dB
Error Amp Gain-Bandwidth Product (Note 7)	GBW	C _L = 20pF		18		MHz
POWER GOOD AND PROTE	CTION MONITOR	S	II.			
PGOOD Low Voltage	V _{OL}	I _{PGOOD} = 4mA		0.26	0.4	V
PGOOD Leakage Current	I _{OH}	PGOOD = 3.3V	-1		1	μΑ
PGOOD Delay	tpgd	CLK_ENABLE# LOW to PGOOD HIGH	6.3	7.6	8.9	ms
UGATE DRIVER			-1			
UGATE Pull-Up Resistance (Note 7)	R _{UGPU}	200mA Source Current		1.0	1.5	Ω
UGATE Source Current (Note 7)	l _{UGSRC}	BOOT - UGATE = 2.5V		2.0		А
UGATE Sink Resistance (Note 7)	R _{UGPD}	250mA Sink Current		1.0	1.5	Ω
UGATE Sink Current (Note 7)	I _{UGSNK}	UGATE - PHASE = 2.5V		2.0		А
LGATE DRIVER			-1			
LGATE Pull-Up Resistance (Note 7)	R_{LGPU}	250mA Source Current		1.0	1.5	Ω
LGATE Source Current (Note 7)	I _{LGSRC}	VCCP - LGATE = 2.5V		2.0		А
LGATE Sink Resistance (Note 7)	R_{LGPD}	250mA Sink Current		0.5	0.9	Ω
LGATE Sink Current (Note 7)	I _{LGSNK}	LGATE - VSSP = 2.5V		4.0		Α
UGATE to LGATE Deadtime	^t ugflgr	UGATE falling to LGATE rising, no load		23		ns
LGATE to UGATE Deadtime	^t LGFUGR	LGATE falling to UGATE rising, no load		28		ns
BOOTSTRAP DIODE						
Forward Voltage	V _F	$PVCC = 5V$, $I_F = 2mA$		0.58		V
Reverse Leakage	I _R	$V_R = 25V$		0.2		μΑ
PROTECTION						
Overvoltage Threshold	ov_H	VSEN rising above setpoint for >1ms	150	200	240	mV
Severe Overvoltage Threshold	OV _{HS}	VSEN rising for >2µs	1.675	1.7	1.725	٧
OC Threshold Offset		ISUM- pin current, R _{COMP} open circuit	28	30	32	μΑ
Undervoltage Threshold	UV _f	VSEN falling below setpoint for >1.2ms	-355	-295	-235	mV
LOGIC THRESHOLDS						
VR_ON Input Low	V _{IL(1.0V)}				0.3	V

ISL62884C


Electrical Specifications Operating Conditions: $V_{DD} = 5V$, $T_A = -40^{\circ}C$ to $+100^{\circ}C$, $f_{SW} = 300$ kHz, unless otherwise noted. **Boldface limits apply over the operating temperature range, -40°C to +100°C.** (Continued)

PARAMETER	PARAMETER SYMBOL TEST CONDITIONS		MIN	TYP	MAX	UNITS
VR_ON Input High	V _{IH(1.0V)}	ISL62884CHRTZ	0.7			V
	V _{IH(1.0V)}	ISL62884CIRTZ	0.75			V
VIDO-VID6 and DPRSTP# Input Low	V _{IL(1.0V)}				0.3	V
VIDO-VID6 and DPRSTP# Input High	V _{IH(1.0V)}		0.7			V
DPRSLPVR Input Low	V _{IL(3.3V)}				1	V
DPRSLPVR Input High	V _{IH(3.3V)}		2.3			V
CLK_EN# OUTPUT LEVELS			·			
CLK_EN# Low Output Voltage	V _{OL}	I = 4mA		0.26	0.4	V
CLK_EN# Leakage Current	I _{OH}	CLK_EN# = 3.3V	-1		1	μΑ
INPUTS			·			
VR_ON Leakage Current	I _{VR_ON}	VR_ON = 0V	-1	0		μΑ
		VR_ON = 1V		0	1	μΑ
VIDx Leakage Current	I _{VIDx}	VIDx = OV	-1	0		μΑ
		VIDx = 1V		0.45	1	μΑ
DPRSLPVR Leakage Current	I _{DPRSLPVR}	DPRSLPVR = 0V	-1	0		μΑ
		DPRSLPVR = 3.3V		0.9	1.2	μΑ
DPRSTP# Leakage Current	I _{DPRSTP#}	DPRSTP# = 0V	-1	0		μΑ
		DPRSTP# = 1V		0.45	1	μΑ
SLEW RATE			·	. '		
Slew Rate (For VID Change)	SR		10			mV/µs

NOTES:

^{7.} Limits established by characterization and are not production tested.

Gate Driver Timing Diagram



Simplified Application Circuits




FIGURE 1. ISL62884C TYPICAL APPLICATION CIRCUIT USING DCR SENSING

Simplified Application Circuits (Continued)




FIGURE 2. ISL62884C TYPICAL APPLICATION CIRCUIT USING RESISTOR SENSING

Theory of Operation

Multiphase R^{3™} Modulator




FIGURE 3. R^{3™} MODULATOR CIRCUIT




FIGURE 4. $R^{3^{\text{TM}}}$ MODULATOR OPERATION PRINCIPLES IN STEADY STATE




FIGURE 5. $R^{3^{TM}}$ MODULATOR OPERATION PRINCIPLES IN LOAD INSERTION RESPONSE

The ISL62884C is a single-phase regulator implementing Intel $^{\circledR}$ IMVP-6 $^{\intercal}$ protocol. It uses Intersil patented $R^{3\intercal}$ (Robust Ripple Regulator $^{\intercal}$) modulator. The $R^{3\intercal}$ modulator combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings. Figure 3 conceptually shows the ISL62884C $R^{3\intercal}$ modulator circuit, and Figure 4 shows the operation principles.

A current source flows from the VW pin to the COMP pin, creating a voltage window set by the resistor between the two pins. This voltage window is called VW window in the following discussion.

Inside the IC, the modulator uses the master clock circuit to generate the clocks for the slave circuit. The modulator discharges the ripple capacitor C_{rm} with a current source equal to $g_{m}V_{\text{O}}$, where g_{m} is a gain factor. C_{rm} voltage V_{crm} is a sawtooth waveform traversing between the VW and COMP voltages. It resets to VW when it hits COMP, and generates a one-shot clock signal.

The slave circuit has its own ripple capacitor C_{rs} , whose voltage mimics the inductor ripple current. A g_m amplifier converts the inductor voltage into a current source to charge and discharge C_{rs} . The slave circuit turns on its PWM pulse upon receiving the clock signal, and the current source charges C_{rs} . When C_{rs} voltage V_{crs} hits VW, the slave circuit turns off the PWM pulse, and the current source discharges C_{rs} .

Since the ISL62884C works with V_{CTS} , which is large-amplitude and noise-free synthesized signal, the ISL62884C achieves lower phase jitter than conventional hysteretic mode and fixed PWM mode controllers. Unlike conventional hysteretic mode converters, the ISL62884C has an error amplifier that allows the controller to maintain a 0.5% output voltage accuracy.

Figure 5 shows the operation principles during load insertion response. The COMP voltage rises during load insertion, generating the clock signal more quickly, so the PWM pulse turns on earlier, increasing the effective switching frequency, which allows for higher control loop bandwidth than conventional fixed frequency PWM controllers. The VW voltage rises as the COMP voltage rises, making the PWM pulse wider. During load release response, the COMP voltage falls. It takes the master clock circuit longer to generate the next clock signal so the PWM pulse is held off until needed. The VW voltage falls as the VW voltage falls, reducing the current PWM pulse width. This kind of behavior gives the ISL62884C excellent response speed.

Diode Emulation and Period Stretching




FIGURE 6. DIODE EMULATION

ISL62884C can operate in diode emulation (DE) mode to improve light load efficiency. In DE mode, the low-side MOSFET conducts when the current is flowing from source to drain and doesn't not allow reverse current, emulating a diode. As shown in Figure 6, when LGATE is on, the low-side MOSFET carries current, creating negative voltage on the phase node due to the voltage drop across the ON-resistance. The ISL62884C monitors the current through monitoring the phase node voltage. It turns off LGATE when the phase node voltage reaches zero to prevent the inductor current from reversing the direction and creating unnecessary power loss.

If the load current is light enough, as Figure 7 shows, the inductor current will reach and stay at zero before the next phase node pulse, and the regulator is in discontinuous conduction mode (DCM). If the load current is heavy enough, the inductor current will never reach 0A, and the regulator is in CCM although the controller is in DE mode.




FIGURE 7. PERIOD STRETCHING




FIGURE 8. SOFT-START WAVEFORMS FOR CPU VR APPLICATION

Figure 7 shows the operation principle in diode emulation mode at light load. The load gets incrementally lighter in the three cases from top to bottom. The PWM on-time is determined by the VW window size, therefore is the same, making the inductor current triangle the same in the three cases. The ISL62884C clamps the ripple capacitor voltage V_{CrS} in DE mode to make it mimic the inductor current. It takes the COMP voltage longer to hit V_{CrS} , naturally stretching the switching period. The inductor current triangles move further apart from each other such that the inductor current average value is equal to the load current. The reduced switching frequency helps increase light load efficiency.

Start-Up Timing

With the controller's V_{DD} voltage above the POR threshold, the start-up sequence begins when VR_ON exceeds the 1.1V logic high threshold.

Figure 8 shows the typical start-up timing. The ISL62884C uses digital soft-start to ramp up DAC to the boot voltage of 1.2V at about 2.5mV/ μ s. Once the output voltage is within 10% of the boot voltage for 13 PWM cycles (43 μ s for frequency = 300kHz), CLK_EN# is pulled low and DAC slews at 10mV/ μ s to the voltage set by the VID pins. PGOOD is asserted high in approximately 7ms. Similar results occur if VR_ON is tied to VDD, with the soft-start sequence starting 120 μ s after VDD crosses the POR threshold.

Voltage Regulation and Load Line Implementation

After the start sequence, the ISL62884C regulates the output voltage to the value set by the VID inputs per Table 1. The ISL62884C will control the no-load output voltage to an accuracy of $\pm 0.5\%$ over the range of 0.75V to 1.5V. A differential amplifier allows voltage sensing for precise voltage regulation at the microprocessor die.

TABLE 1. VID TABLE

TABLE 1. VID TABLE (Continued)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V _O (V)
0	0	0	0	0	0	0	1.5000
0	0	0	0	0	0	1	1.4875
0	0	0	0	0	1	0	1.4750
0	0	0	0	0	1	1	1.4625
0	0	0	0	1	0	0	1.4500
0	0	0	0	1	0	1	1.4375
0	0	0	0	1	1	0	1.4250
0	0	0	0	1	1	1	1.4125
0	0	0	1	0	0	0	1.4000
0	0	0	1	0	0	1	1.3875
0	0	0	1	0	1	0	1.3750
0	0	0	1	0	1	1	1.3625
0	0	0	1	1	0	0	1.3500
0	0	0	1	1	0	1	1.3375
0	0	0	1	1	1	0	1.3250
0	0	0	1	1	1	1	1.3125
0	0	1	0	0	0	0	1.3000
0	0	1	0	0	0	1	1.2875
0	0	1	0	0	1	0	1.2750
0	0	1	0	0	1	1	1.2625
0	0	1	0	1	0	0	1.2500
0	0	1	0	1	0	1	1.2375
0	0	1	0	1	1	0	1.2250
0	0	1	0	1	1	1	1.2125
0	0	1	1	0	0	0	1.2000
0	0	1	1	0	0	1	1.1875
0	0	1	1	0	1	0	1.1750
0	0	1	1	0	1	1	1.1625
0	0	1	1	1	0	0	1.1500
0	0	1	1	1	0	1	1.1375
0	0	1	1	1	1	0	1.1250
0	0	1	1	1	1	1	1.1125
0	1	0	0	0	0	0	1.1000
0	1	0	0	0	0	1	1.0875
0	1	0	0	0	1	0	1.0750
0	1	0	0	0	1	1	1.0625
0	1	0	0	1	0	0	1.0500
0	1	0	0	1	0	1	1.0375
0	1	0	0	1	1	0	1.0250
0	1	0	0	1	1	1	1.0125
0	1	0	1	0	0	0	1.0000
0	1	0	1	0	0	1	0.9875

VID6 VID5 VID4 VID3 VID2 VID1 VID0 CV) 0 1 0 1 0 0.9750 0 1 0 1 0 0.9750 0 1 0 1 1 0.9950 0 1 0 1 1 0 0.9950 0 1 0 1 1 0 0.9950 0 1 0 1 1 0 0.9250 0 1 1 0 0 0 0.9250 0 1 1 0 0 0 0.9250 0 1 1 0 0 0 0 0.9250 0 1 1 0 0 0 0 0.9800 0 1 1 0 0 1 0.8875 0 1 1 0 0 0 0.8500<	TABLE 1. VID TABLE (Continued)							
0 1 0 1 1 0.9625 0 1 0 1 1 0 0.9500 0 1 0 1 1 0 0.9250 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 1 0.9375 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0.9000 0 0 0.9000 0 1 1 0 0 1 0.8875 0 0 0.8850 0 0 0.8850 0 0 0.8850 0 0 0.8250 0 <th>VID6</th> <th>VID5</th> <th>VID4</th> <th>VID3</th> <th>VID2</th> <th>VID1</th> <th>VIDO</th> <th>V_O (V)</th>	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V _O (V)
0 1 0 1 1 0 0.9500 0 1 0 1 1 0 1 0.9375 0 1 0 1 1 1 0.9250 0 1 0 1 1 1 0.9250 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 1 0.88750 0 1 1 0 0 1 1 0.88750 0 1 1 0 0 1 1 0.88250 0 1 1 0 1 1 0.8375 0 1 1 0 1 1 0.8375 0 1 1 1 0 </td <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0.9750</td>	0	1	0	1	0	1	0	0.9750
0 1 0 1 1 0 1 0.9375 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 1 0.9125 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0 0.9000 0 1 1 0 0 0 1 0.88750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 1 0.8375 0 0 0 0.8250 0 1 1 <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0.9625</td>	0	1	0	1	0	1	1	0.9625
0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 1 0.9125 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8850 0 1 1 0 1 0 0 0.8250 0 1 1 0 1 1 0 0 0.8250 0 1 1 1 0 1 0.8375 0 0 0 0.8250 0 1 1	0	1	0	1	1	0	0	0.9500
0 1 0 1 1 1 1 0.9125 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0 0.9000 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 1 0.8875 0 1 1 0 0 1 1 0.8850 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0.8375 0 1 1 0 1 1 0.8250 0 1 1 0 1 1 0.8375 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0.8000 0 1	0	1	0	1	1	0	1	0.9375
0 1 1 0 0 0 0.9000 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 1 0.88750 0 1 1 0 1 0 0 0.88500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0.82550 0 1 1 0 1 1 0.82550 0 1 1 1 0 0 0.82550 0 1 1 1 0 0 0.8000 0 1 1 1 1 0 0 0.8000 0	0	1	0	1	1	1	0	0.9250
0 1 1 0 0 1 0.8875 0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 0 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0 0.8250 0 1 1 0 0 0 0.8250 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0 0.8800 0 1 1 1 1 0 0.7750 0 0	0	1	0	1	1	1	1	0.9125
0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0 0.8250 0 1 1 0 0 1 0.8250 0 1 1 0 0 0 0.8250 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0.7750 0 1 1 1 1 1 1 0.7375 0	0	1	1	0	0	0	0	0.9000
0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0 0.8250 0 1 1 0 0 0 0.8250 0 1 1 0 0 0 0.8250 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7750 0 1 1 1 1 0 0.7750 0 1 1 1 1 1 1 0.7375 0 1	0	1	1	0	0	0	1	0.8875
0 1 1 0 1 0 0.8375 0 1 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 1 0 1 1 0 0.8250 0 1 1 1 0 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7750 0 1 1 1 1 0 0.7750 0 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7375 0 1 1 1	0	1	1	0	0	1	0	0.8750
0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 1 0 0 0.8250 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0.7750 0 1 1 0.7625 0 1 1 1 1 1 0 0.7750 0 0.7500 0 0.7250 0 1 1 1 1 1 1 1 0.7375 1 0 0.7250 0 0 0.7250 0	0	1	1	0	0	1	1	0.8625
0 1 1 0 1 1 0 0.8250 0 1 1 1 0 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.7875 0 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7375 0 1 1 1 1 0.7375 1	0	1	1	0	1	0	0	0.8500
0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 1 0 0.7375 0 1 1 1 1 1 1 0.7375 0 1 1 1 1 1 0.7375 1 0 0 0 0 0 0.7000	0	1	1	0	1	0	1	0.8375
0 1 1 1 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7750 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7375 1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.7000	0	1	1	0	1	1	0	0.8250
0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7250 1 0 0 0 0 0 0.7125 1 0 0 0 0 0 0.7000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6550 1 0	0	1	1	0	1	1	1	0.8125
0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 0 0 0.7500 0 1 1 1 1 0 0.7500 0 1 1 1 1 1 0.7375 0 1 1 1 1 1 0.77250 0 1 1 1 1 1 0.77250 0 1 1 1 1 1 0.77250 0 1 1 1 1 1 1 0.77250 1 0 0 0 0 0 0 0.77000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6750 1 0 0 0	0	1	1	1	0	0	0	0.8000
0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 1 0.7375 0 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7375 0 1 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.7000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6625 1 0 0 0 1 0 0.6500 1 0 0	0	1	1	1	0	0	1	0.7875
0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 1 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.7000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6750 1 0 0 0 1 0 0.6500 1 0 0 0 1 0 0.6250 1 0 0 1	0	1	1	1	0	1	0	0.7750
0 1 1 1 1 0 1 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 1 0 0.7250 1 0 0 0 0 0 0 0.7000 1 0 0 0 0 0 0 0.7000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6750 1 0 0 0 1 0 0.6625 1 0 0 0 1 0 0.6500 1 0 0 0 1 0 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0	0	1	1	1	0	1	1	0.7625
0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 1 0 0.7250 1 0 0 0 0 0 0 0.7250 1 0 0 0 0 0 0 0.7000 1 0 0 0 0 1 0.6875 1 0 0 0 1 0 0.6625 1 0 0 0 1 0 0.6625 1 0 0 0 1 0 0 0.6500 1 0 0 0 1 0 0 0.6375 1 0 0 0 1 1 0 0.6250 1 0 0 1 0 1 0.6125 1 0 0 1 0 0 0.6000	0	1	1	1	1	0	0	0.7500
0 1 1 1 1 1 0.7125 1 0 0 0 0 0.7000 1 0 0 0 0 0.6875 1 0 0 0 1 0.6875 1 0 0 0 1 0 0.6750 1 0 0 0 1 1 0.6625 1 0 0 0 1 0 0.6500 1 0 0 0 1 0 0.6500 1 0 0 0 1 0 0.6250 1 0 0 0 1 1 0.6250 1 0 0 1 1 0.6250 1 0 0 1 0 0.6000 1 0 0 1 0 0.5750 1 0 0 1 0 0	0	1	1	1	1	0	1	0.7375
1 0 0 0 0 0 0.7000 1 0 0 0 0 0 0.6875 1 0 0 0 0 1 0 0.6750 1 0 0 0 0 1 1 0.6625 1 0 0 0 1 0 0 0.6500 1 0 0 0 1 0 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5500 1 0 0 </td <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0.7250</td>	0	1	1	1	1	1	0	0.7250
1 0 0 0 0 1 0.6875 1 0 0 0 0 1 0 0.6750 1 0 0 0 0 1 0 0.6625 1 0 0 0 1 0 0 0.6500 1 0 0 0 1 0 1 0.6375 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 1 0 0 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.55750 1 0 0 1 1 0 0 0.5375 1 0<	0	1	1	1	1	1	1	0.7125
1 0 0 0 0 1 0 0.6750 1 0 0 0 0 1 1 0.6625 1 0 0 0 1 0 0 0.6500 1 0 0 0 1 0 1 0.6375 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 1 0 0 0.6250 1 0 0 1 0 0 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5750 1 0 0 1 1 0 0 0.5375 1 0 0 1 1 1 0 0.5375 1 0 </td <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0.7000</td>	1	0	0	0	0	0	0	0.7000
1 0 0 0 0 1 1 0.6625 1 0 0 0 1 0 0 0.6500 1 0 0 0 1 0 1 0.6375 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5750 1 0 0 1 0 0 0.5500 1 0 0 1 1 0 0.5250 1 0 1 0 0 0 0.5000 1 0 1 0 0 </td <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0.6875</td>	1	0	0	0	0	0	1	0.6875
1 0 0 0 0 0.6500 1 0 0 0 1 0 0.6500 1 0 0 0 1 1 0.6250 1 0 0 0 1 1 0.6250 1 0 0 0 1 1 0.6125 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0.5875 1 0 0 1 0 0.5750 1 0 0 1 0 0 0.5500 1 0 0 1 1 0 0.5250 1 0 0 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0	1	0	0	0	0	1	0	0.6750
1 0 0 0 1 0 1 0.6375 1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 0.6125 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5750 1 0 0 1 0 0 0.5500 1 0 0 1 1 0 0.5250 1 0 0 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0 0 0 0.4875 1 0 1 0 0 0 0.4750 <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0.6625</td>	1	0	0	0	0	1	1	0.6625
1 0 0 0 1 1 0 0.6250 1 0 0 0 1 1 1 0.6250 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.5875 1 0 0 1 0 0 0.5750 1 0 0 1 1 0 0 0.5500 1 0 0 1 1 0 0 0.5250 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0 0 0 0.4875 1 0 1 0 0 0 0.4750	1	0	0	0	1	0	0	0.6500
1 0 0 0 1 1 1 0.6125 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 0.6000 1 0 0 1 0 0 1 0.5875 1 0 0 1 0 0 0.5750 1 0 0 1 1 0 0 0.5500 1 0 0 1 1 0 0 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0 0 0 0.4875 1 0 1 0 0 0 0.4750	1	0	0	0	1	0	1	0.6375
1 0 0 1 0 0 0.6000 1 0 0 1 0.5875 1 0 0 1 0 0.5750 1 0 0 1 0 1 0.5625 1 0 0 1 1 0 0.5500 1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0 0 0 0.4875 1 0 1 0 0 0.4750	1	0	0	0	1	1	0	0.6250
1 0 0 1 0.5875 1 0 0 1 0 0.5750 1 0 0 1 0 1 0.5625 1 0 0 1 1 0 0 0.5500 1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0.5000 1 0 1 0 0 0 0.4875 1 0 1 0 0 0 0.4750	1	0	0	0	1	1	1	0.6125
1 0 0 1 0 1 0 0.5750 1 0 0 1 0 1 1 0.5625 1 0 0 1 1 0 0.5500 1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	0	0	0	0.6000
1 0 0 1 0 1 1 0.5625 1 0 0 1 1 0 0 0.5500 1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 0 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	0	0	1	0.5875
1 0 0 1 1 0 0 0.5500 1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	0	1	0	0.5750
1 0 0 1 1 0 1 0.5375 1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	0	1	1	0.5625
1 0 0 1 1 1 0 0.5250 1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	1	0	0	0.5500
1 0 0 1 1 1 1 0.5125 1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	1	0	1	0.5375
1 0 1 0 0 0 0 0.5000 1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	1	1	0	0.5250
1 0 1 0 0 0 1 0.4875 1 0 1 0 0 1 0 0.4750	1	0	0	1	1	1	1	0.5125
1 0 1 0 0 1 0 0.4750	1	0	1	0	0	0	0	0.5000
	1	0	1	0	0	0	1	0.4875
1 0 1 0 0 1 1 1 2 1 2	1	0	1	0	0	1	0	0.4750
1 0 1 0 0 1 1 0.4625	1	0	1	0	0	1	1	0.4625

TABLE 1. VID TABLE (Continued)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	ν _ο (۷)
1	0	1	0	1	0	0	0.4500
1	0	1	0	1	0	1	0.4375
1	0	1	0	1	1	0	0.4250
1	0	1	0	1	1	1	0.4125
1	0	1	1	0	0	0	0.4000
1	0	1	1	0	0	1	0.3875
1	0	1	1	0	1	0	0.3750
1	0	1	1	0	1	1	0.3625
1	0	1	1	1	0	0	0.3500
1	0	1	1	1	0	1	0.3375
1	0	1	1	1	1	0	0.3250
1	0	1	1	1	1	1	0.3125
1	1	0	0	0	0	0	0.3000
1	1	0	0	0	0	1	0.2875
1	1	0	0	0	1	0	0.2750
1	1	0	0	0	1	1	0.2625
1	1	0	0	1	0	0	0.2500
1	1	0	0	1	0	1	0.2375
1	1	0	0	1	1	0	0.2250
1	1	0	0	1	1	1	0.2125
1	1	0	1	0	0	0	0.2000
1	1	0	1	0	0	1	0.1875
1	1	0	1	0	1	0	0.1750
1	1	0	1	0	1	1	0.1625
1	1	0	1	1	0	0	0.1500
1	1	0	1	1	0	1	0.1375
1	1	0	1	1	1	0	0.1250
1	1	0	1	1	1	1	0.1125
1	1	1	0	0	0	0	0.1000
1	1	1	0	0	0	1	0.0875
1	1	1	0	0	1	0	0.0750
1	1	1	0	0	1	1	0.0625
1	1	1	0	1	0	0	0.0500
1	1	1	0	1	0	1	0.0375
1	1	1	0	1	1	0	0.0250
1	1	1	0	1	1	1	0.0125
1	1	1	1	0	0	0	0.0000
1	1	1	1	0	0	1	0.0000
1	1	1	1	0	1	0	0.0000
1	1	1	1	0	1	1	0.0000

TABLE 1. VID TABLE (Continued)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V _O (V)
1	1	1	1	1	0	0	0.0000
1	1	1	1	1	0	1	0.0000
1	1	1	1	1	1	0	0.0000
1	1	1	1	1	1	1	0.0000




FIGURE 9. DIFFERENTIAL SENSING AND LOAD LINE IMPLEMENTATION

As the load current increases from zero, the output voltage will droop from the VID table value by an amount proportional to the load current to achieve the load line. The ISL62884C can sense the inductor current through the intrinsic DC Resistance (DCR) of the inductors as shown in Figure 1 or through a resistor in series with the inductors as shown in Figure 2. In both methods, capacitor C_n voltage represents the inductor total currents. A droop amplifier converts C_n voltage into an internal current source with the gain set by resistor R_i . The current source is used for load line implementation, current monitor and overcurrent protection.

Figure 9 shows the load line implementation. The ISL62884C drives a current source I_{droop} out of the FB pin, described by Equation 1.

$$I_{DROOP} = \frac{2xV_{Cn}}{R_i}$$
 (EQ. 1)

When using inductor DCR current sensing, a single NTC element is used to compensate the positive temperature coefficient of the copper winding thus sustaining the load line accuracy with reduced cost.

 I_{droop} flows through resistor R_{droop} and creates a voltage drop as shown in Equation 2.

$$V_{DROOP} = R_{DROOP} \times I_{DROOP}$$
 (EQ. 2)

 V_{DROOP} is the droop voltage required to implement load line. Changing R_{droop} or scaling I_{DROOP} can both change the load line slope. Since I_{droop} also sets the overcurrent protection level, it is recommended to first scale I_{droop} based on OCP requirement, then select an appropriate R_{droop} value to obtain the desired load line slope.

Differential Sensing

Figure 9 also shows the differential voltage sensing scheme. VCC_{SENSE} and VSS_{SENSE} are the remote voltage sensing signals from the processor die. A unity gain differential amplifier senses the VSS_{SENSE} voltage and adds it to the DAC output. The error amplifier regulates the inverting and the non-inverting input voltages to be equal, therefore:

$$VCC_{SENSE} + V_{DROOP} = V_{DAC} + VSS_{SENSE}$$
 (EQ. 3)

Rewriting Equation 3 and substituting Equation 2 gives:

$$VCC_{SENSE} - VSS_{SENSE} = V_{DAC} - R_{DROOP} \times I_{DROOP}$$
 (EQ. 4)

Equation 4 is the exact equation required for load line implementation.

The VCC_{SENSE} and VSS_{SENSE} signals come from the processor die. The feedback will be open circuit in the absence of the processor. As shown in Figure 9, it is recommended to add a "catch" resistor to feed the VR local output voltage back to the compensator, and add another "catch" resistor to connect the VR local output ground to the RTN pin. These resistors, typically $10\Omega \sim 100\Omega$, will provide voltage feedback if the system is powered up without a processor installed.

CCM Switching Frequency

The R_{ESET} resistor between the COMP and the VW pins sets the VW windows size, which therefore sets the switching frequency. When the ISL62884C is in continuous conduction mode (CCM), the switching frequency is not absolutely constant due to the nature of the R^{3™} modulator. As explained in "Multiphase R3™ Modulator" on page 11, the effective switching frequency will increase during load insertion and will decrease during load release to achieve fast response. On the other hand, the switching frequency is relatively constant at steady state. Variation is expected when the power stage condition, such as input voltage, output voltage, load, etc. changes. The variation is usually less than 15% and doesn't have any significant effect on output voltage ripple magnitude. Equation 5 gives an estimate of the frequency-setting resistor R_{ESET} value. $8k\Omega$ R_{ESET} gives approximately 300kHz switching frequency. Lower resistance gives higher switching frequency.

$$R_{\text{FSFT}}(k\Omega) = (\text{Period}(\mu s) - 0.29) \times 2.65 \tag{EQ. 5}$$

Modes of Operation

TABLE 2. ISL62884C MODES OF OPERATION

DPRSTP#	DPRSLPVR	OPERATIONAL MODE	SLEW RATE (mV/µs)
0	0	1-phase CCM	10
0	1	1-phase DE	2.5
1	0	1-phase CCM	10
1	1	1-phase CCM	2.5

15

Table 2 shows the ISL62884C operational modes, programmed by the logic status of the DPRSLPVR pin and the DPRSTP# pin. The ISL62884C enters 1-phase DE mode when there is DPRSLPVR = 0 and DPRSLPVR = 1. DPRSLPVR logic status also controls the output voltage slew rate.

Dynamic Operation

The ISL62884C responds to VID changes by slewing to the new voltage at a slew rate programmed by the logic status on the DPRSLPVR pin, as Table 2 shows. The slew rate is $10\text{mV}/\mu\text{s}$ for DPRSLPVR = 0 and is 1/4 of that for DPRSLPVR = 1. As the output approaches the VID command voltage, the dv/dt moderates to prevent overshoot.

When the ISL62884C is in DE mode, it will actively drive the output voltage up when the VID changes to a higher value. Thus, will resume DE mode operation after reaching the new voltage level. If the load is light enough to warrant DCM, it will enter DCM after the inductor current has crossed zero for four consecutive cycles. The ISL62884C will remain in DE mode when the VID changes to a lower value. The output voltage will decay to the new value and the load will determine the slew rate.

During load insertion response, the Fast Clock function increases the PWM pulse response speed. The ISL62884C monitors the VSEN pin voltage and compares it to 100ns-filtered version. When the unfiltered version is 20mV below the filtered version, the controller knows there is a fast voltage dip due to load insertion, hence issues an additional master clock signal to deliver a PWM pulse immediately.

The $R^{3\tau M}$ modulator intrinsically has voltage feed forward. The output voltage is insensitive to a fast slew rate input voltage change.

Protections

The ISL62884C provides overcurrent, undervoltage, and overvoltage protections.

The ISL62884C determines overcurrent protection (OCP) by comparing the average value of the droop current I_{DROOP} with an internal current source threshold. It declares OCP when I_{DROOP} is above the threshold for 120µs. A resistor R_{comp} from the COMP pin to GND programs the OCP current source threshold, as well as the overshoot reduction function (to be discussed in later sections), as Table 3 shows. It is recommended to use the nominal R_{comp} value. The ISL62884C detects the R_{comp} value at the beginning of start-up, and sets the internal OCP threshold accordingly. It remembers the R_{comp} value until the VR_ON signal drops below the POR threshold.

TABLE 3. ISL62884C OCP THRESHOLD AND OVERSHOOT REDUCTION FUNCTION

	R _{comp}		ОСР	OVERSHOOT	
		MAX (kΩ)	THRESHOLD (µA)	REDUCTION FUNCTION	
	none	none	60	Disabled	
305	400	410	68		
205	235	240	62		
155	165	170	54		
104	120	130	60	Enabled	
78	85	90	68		
62	66	68	62		
45	50	55	54		

The default OCP threshold is the value when R_{comp} is not populated. It is recommended to scale the droop current I_{DROOP} such that the default OCP threshold gives approximately the desired OCP level, then use R_{comp} to fine tune the OCP level if necessary.

For overcurrent condition above 2.5x the OCP level, the PWM output will immediately shut off and PGOOD will go low to maximize protection. This protection is also referred to as way-overcurrent protection or fast-overcurrent protection, for short-circuit protections.

The ISL62884C will declare undervoltage (UV) fault and latch off if the output voltage is less than the VID set value by 300mV or more for 1ms. Thus, will turn off the PWM output and de-assert PGOOD.

The ISL62884C has two levels of overvoltage protections. The first level of overvoltage protection is referred to as PGOOD overvoltage protection. If the output voltage exceeds the VID set value by +200mV for 1ms, the ISL62884C will declare a fault and de-assert PGOOD.

The ISL62884C takes the same actions for all of the above fault protections: de-assertion of PGOOD and turn-off of the high-side and low-side power MOSFETs. Any residual inductor current will decay through the MOSFET body diodes. These fault conditions can be reset by bringing VR_ON low or by bringing VDD below the POR threshold. When VR_ON and VDD return to their high operating levels, a soft-start will occur.

The second level of overvoltage protection is different. If the output voltage exceeds 1.7V, the ISL62884C will immediately declare an OV fault, de-assert PGOOD, and turn on the low-side power MOSFETs. The low-side power MOSFETs remain on until the output voltage is pulled down below 0.85V when all power MOSFETs are turned off. If the output voltage rises above 1.7V again, the protection process is repeated. This behavior provides the maximum amount of protection against shorted high-side power MOSFETs while preventing output ringing below ground. Resetting VR_ON cannot clear the 1.7V OVP. Only resetting VDD will clear it. The 1.7V OVP is active all the time when the controller is enabled, even

if one of the other faults have been declared. This ensures that the processor is protected against high-side power MOSFET leakage while the MOSFETs are commanded off.

Table 4 summarizes the fault protections.

TABLE 4. FAULT PROTECTION SUMMARY

FAULT TYPE	FAULT DURATION BEFORE PROTECTION	PROTECTION ACTION	FAULT RESET
Overcurrent	120µs	PWM tri-state,	VR_ON
Way-Overcurrent (2.5xOC)	<2µs	PGOOD latched low	toggle or VDD toggle
Overvoltage +200mV	1ms		togg.c
Undervoltage -300mV			
Overvoltage 1.7V	Immediately	Low-side MOSFET on until V _{core} <0.85V, then PWM tri-state, PGOOD latched low.	VDD toggle

Adaptive Body Diode Conduction Time Reduction

In DCM, the controller turns off the low-side MOSFET when the inductor current approaches zero. During on-time of the low-side MOSFET, phase voltage is negative and the amount is the MOSFET r_{DS(ON)} voltage drop, which is proportional to the inductor current. A phase comparator inside the controller monitors the phase voltage during on-time of the low-side MOSFET and compares it with a threshold to determine the zero-crossing point of the inductor current. If the inductor current has not reached zero when the low-side MOSFET turns off, it'll flow through the low-side MOSFET body diode, causing the phase node to have a larger voltage drop until it decays to zero. If the inductor current has crossed zero and reversed the direction when the low-side MOSFET turns off, it'll flow through the high-side MOSFET body diode, causing the phase node to have a spike until it decays to zero. The controller continues monitoring the phase voltage after turning off the low-side MOSFET and adjusts the phase comparator threshold voltage accordingly in iterative steps such that the low-side MOSFET body diode conducts for approximately 40ns to minimize the body diode-related loss.

Overshoot Reduction Function

The ISL62884C has an optional overshoot reduction function, enabled or disabled by the resistor from the COMP pin to GND, as shown in Table 3.

When a load release occurs, the energy stored in the inductors will dump to the output capacitor, causing output voltage overshoot. The inductor current freewheels through the low-side MOSFET during this period of time. The overshoot reduction function turns off the low-side MOSFET during the output voltage

overshoot, forcing the inductor current to freewheel through the low-side MOSFET body diode. Since the body diode voltage drop is much higher than MOSFET $r_{DS(ON)}$ voltage drop, more energy is dissipated on the low-side MOSFET therefore the output voltage overshoot is lower.

If the overshoot reduction function is enabled, the ISL62884C monitors the COMP pin voltage to determine the output voltage overshoot condition. The COMP voltage will fall and hit the clamp voltage when the output voltage overshoots. The ISL62884C will turn off LGATE when COMP is being clamped. The low-side MOSFET in the power stage will be turned off. When the output voltage has reached its peak and starts to come down, the COMP voltage starts to rise and is no longer clamped. The ISL62884C will resume normal PWM operation.

While the overshoot reduction function reduces the output voltage overshoot, energy is dissipated on the low-side MOSFET, causing additional power loss. The more frequent the transient event, the more the power loss dissipated on the low-side MOSFET. The MOSFET may face severe thermal stress when transient events occur at a high repetitive rate. User discretion is advised when this function is enabled.

Key Component Selection

RBIAS

The ISL62884C uses a resistor (1% or better tolerance is recommended) from the RBIAS pin to GND to establish highly accurate reference current sources inside the IC. Using $R_{BIAS}=147k\Omega$ Do not connect any other components to this pin. Do not connect any capacitor to the RBIAS pin as it will create instability.

Care should be taken in layout that the resistor is placed very close to the RBIAS pin and that a good quality signal ground is connected to the opposite side of the $R_{\mbox{\footnotesize{BIAS}}}$ resistor.

Figure 10 shows the inductor DCR current-sensing network. An inductor current flows through the DCR and creates a voltage drop. The inductor has a resistors in R_{Sum} connected to the phase-node-side pad and a PCB trace connected to the output-side pad to accurately sense the inductor current by sensing the DCR voltage drop. The sensed current information is fed to the NTC network (consisting of R_{NTC} , R_{ntc} and R_{p}) and capacitor C_{n} . R_{ntc} is a negative temperature coefficient (NTC) thermistor, used to temperature-compensate the inductor DCR change. The inductor current information is presented to the capacitor C_{n} .

Inductor DCR Current-Sensing Network




FIGURE 10. DCR CURRENT-SENSING NETWORK

Equations 6 through 10 describe the frequency-domain relationship between inductor total current $I_0(s)$ and C_n voltage $V_{Cn}(s)$:

voltage
$$V_{Cn}(s)$$
:

$$V_{Cn}(s) = \left(\frac{R_{ntcnet}}{R_{ntcnet} + R_{sum}} \times DCR\right) \times I_{o}(s) \times A_{cs}(s)$$
(EQ. 6)

$$R_{ntcnet} = \frac{(R_{ntcs} + R_{ntc}) \times R_p}{R_{ntcs} + R_{ntc} + R_p}$$
 (EQ. 7)

$$A_{CS}(s) = \frac{1 + \frac{s}{\omega_L}}{1 + \frac{s}{\omega_{sns}}}$$
 (EQ. 8)

$$\omega_{L} = \frac{DCR}{L}$$
 (EQ. 9)

$$\omega_{\text{sns}} = \frac{1}{\frac{R_{\text{ntcnet}} \times R_{\text{sum}}}{R_{\text{ntcnet}} + R_{\text{sum}}} \times C_{n}}$$
(EQ. 10)

Transfer function $A_{CS}(s)$ always has unity gain at DC. The inductor DCR value increases as the winding temperature increases, giving higher reading of the inductor DC current. The NTC R_{ntc} values decreases as its temperature decreases. Proper selections of R_{sum} , R_{ntcs} , R_p and R_{ntc} parameters ensure that V_{Cn} represents the inductor total DC current over the temperature range of interest.

There are many sets of parameters that can properly temperature-compensate the DCR change. Since the NTC network and the R_{Sum} resistors form a voltage divider, V_{Cn} is always a fraction of the inductor DCR voltage. It is recommended to have a higher ratio of V_{Cn} to the inductor DCR voltage, so the droop circuit has higher signal level to work with.

A typical set of parameters that provide good temperature compensation are: $R_{sum}=1.82 k\Omega$ $R_{p}=11 k\Omega$, $R_{ntcs}=2.61 k\Omega$ and $R_{ntc}=10 k\Omega$ (ERT-J1VR103J). The NTC network parameters may need to be fine tuned on actual boards. One can apply full load DC current and record the output voltage reading immediately; then record the output voltage reading again when the board has reached the thermal steady state. A good NTC network can limit the output voltage drift to within 2mV. It is recommended to follow the Intersil evaluation board layout and current-sensing network parameters to minimize engineering time.

 $V_{Cn}(s)$ also needs to represent real-time $I_{0}(s)$ for the controller to achieve good transient response. Transfer function $A_{cs}(s)$ has a pole ω_{sns} and a zero $\omega_{L}.$ One needs to match ω_{L} and ω_{sns} so $A_{cs}(s)$ is unity gain at all frequencies. By forcing ω_{L} equal to ω_{sns} and solving for the solution, Equation 11 gives C_{n} value.

$$C_{n} = \frac{L}{\frac{R_{ntcnet} \times R_{sum}}{R_{ntcnet} + R_{sum}}} \times DCR$$

$$(EQ. 11)$$

FIGURE 11. DESIRED LOAD TRANSIENT RESPONSE WAVEFORMS




FIGURE 12. LOAD TRANSIENT RESPONSE WHEN \mathbf{C}_n IS TOO SMALL




FIGURE 13. LOAD TRANSIENT RESPONSE WHEN C_n IS TOO LARGE

For example, given $R_{sum}=1.82k\Omega$, $R_p=11k\Omega$, $R_{ntcs}=2.61k\Omega$, $R_{ntc}=10k\Omega$, DCR = $19.7m\Omega$ and L = 1.5μ H, Equation 11 gives $C_n=0.055\mu$ F.

Assuming the compensator design is correct, Figure 11 shows the expected load transient response waveforms if $C_{\rm n}$ is correctly selected. When the load current $I_{\rm core}$ has a square change, the output voltage $V_{\rm core}$ also has a square response.

If C_n value is too large or too small, $V_{Cn}(s)$ will not accurately represent real-time $I_0(s)$ and will worsen the transient response. Figure 12 shows the load transient response when C_n is too small. V_{core} will sag excessively upon load insertion and may create a system failure. Figure 13 shows the transient response when C_n is too large. V_{core} is sluggish in drooping to its final value. There will be excessive overshoot if load insertion occurs during this time, which may potentially hurt the CPU reliability.

Figure 14 shows the output voltage ring back problem during load transient response. The load current i_0 has a fast step change, but the inductor current i_L cannot accurately follow. Instead, i_L responds in first order system fashion due to the nature of current loop. The ESR and ESL effect of the output capacitors makes the output voltage V_0 dip quickly upon load current change. However, the controller regulates V_0 according to the droop current i_{droop} , which is a real-time representation of i_L ; therefore it pulls V_0 back to the level dictated by i_L , causing the ring back problem. This phenomenon is not observed when the output capacitors have very low ESR and ESL, such as all ceramic capacitors.

Figure 15 shows two optional circuits for reduction of the ring back. Rip and Cip form an R-C branch in parallel with R_i, providing a lower impedance path than R_i at the beginning of io change. Rip and Cip do not have any effect at steady state. Through proper selection of Rip and Cip values, idroop can resemble io rather than iL, and Vo will not ring back. The recommended value for Rip is 100Ω . C_{ip} should be determined through tuning the load transient response waveforms on an actual board. The recommended range for Cip is 100pF~2000pF. However, it should be noted that the Rip -Cip branch may distort the i_{droop} waveform. Instead of being triangular as the real inductor current, idroop may have sharp spikes, which may adversely affect idroop average value detection and therefore may affect OCP accuracy. User discretion is advised.




FIGURE 14. OUTPUT VOLTAGE RING BACK PROBLEM




FIGURE 15. OPTIONAL CIRCUITS FOR RING BACK REDUCTION

C_n is the capacitor used to match the inductor time constant. It usually takes the parallel of two (or more) capacitors to get the desired value. Figure 15 shows that two capacitors $C_{n.1}$ and $C_{n.2}$ are in parallel. Resistor R_n is an optional component to reduce the V_o ring back. At steady state, $C_{n.1} + C_{n.2}$ provides the desired C_n capacitance. At the beginning of i₀ change, the effective capacitance is less because R_n increases the impedance of the $C_{n,1}$ branch. As Figure 12 explains, Vo tends to dip when Cn is too small, and this effect will reduce the Vo ring back. This effect is more pronounced when $C_{n,1}$ is much larger than $C_{n,2}$. It is also more pronounced when R_n is bigger. However, the presence of R_n increases the ripple of the V_n signal if $C_{n,2}$ is too small. It is recommended to keep $C_{n,2}$ greater than 2200pF. R_n value usually is a few ohms. C_{n,1}, C_{n,2} and R_n values should be determined through tuning the load transient response waveforms on an actual board.

Resistor Current-Sensing Network




FIGURE 16. RESISTOR CURRENT-SENSING NETWORK

Figure 16 shows the resistor current-sensing network. The inductor has a series current-sensing resistor $R_{sen}.$ R_{sum} and is connected to the R_{sen} pad to accurately capture the inductor current information. The R_{sum} feeds the sensed information to capacitor $C_n.$ R_{sum} and C_n form a a filter for noise attenuation. Equations 12 through 14 gives $V_{Cn}(s)$ expressions:

$$V_{Cn}(s) = R_{sen} \times I_{o}(s) \times A_{Rsen}(s)$$
 (EQ. 12)

$$A_{Rsen}(s) = \frac{1}{1 + \frac{s}{\omega_{sns}}}$$
 (EQ. 13)

$$\omega_{\mathsf{Rsen}} = \frac{1}{\mathsf{R}_{\mathsf{sum}} \times \mathsf{C}_{\mathsf{n}}} \tag{EQ. 14}$$

Transfer function $A_{Rsen}(s)$ always has unity gain at DC. Current-sensing resistor R_{sen} value will not have significant variation over-temperature, so there is no need for the NTC network.

The recommended values are R_{sum} = $1k\Omega$ and C_n = 5600pF.

Overcurrent Protection

Referring to Equation 1 and Figures 9, 10 and 16, resistor R_i sets the droop current I_{droop} . Table 3 shows the internal OCP threshold. It is recommended to design I_{droop} without using the R_{comp} resistor.

For example, the OCP threshold is 60 μ A. We will design I_{droop} to be 50 μ A at full load, so the OCP trip level is 1.2x of the full load current.

For inductor DCR sensing, Equation 15 gives the DC relationship of $V_{cn}(s)$ and $I_{o}(s)$.

$$V_{Cn} = \left(\frac{R_{ntcnet}}{R_{ntcnet} + R_{sum}} \times DCR\right) \times I_{o}$$
 (EQ. 15)

Substitution of Equation 15 into Equation 1 gives Equation 16:

$$I_{droop} = \frac{2}{R_i} \times \frac{R_{ntcnet}}{R_{ntcnet} + R_{sum}} \times DCR \times I_o$$
 (EQ. 16)

Therefore:

$$R_{i} = \frac{2R_{ntcnet} \times DCR \times I_{o}}{(R_{ntcnet} + R_{sum}) \times I_{droop}}$$
(EQ. 17)

Substitution of Equation 7 and application of the OCP condition in Equation 17 gives Equation 18:

$$R_{i} = \frac{2 \times \frac{(R_{ntcs} + R_{ntc}) \times R_{p}}{R_{ntcs} + R_{ntc} + R_{p}} \times DCR \times I_{omax}}{\left(\frac{(R_{ntcs} + R_{ntc}) \times R_{p}}{R_{ntcs} + R_{ntc} + R_{p}} + R_{sum}\right) \times I_{droopmax}}$$
(EQ. 18)

where I_{omax} is the full load current, $I_{droopmax}$ is the corresponding droop current. For example, given $R_{sum}=1.82 k \Omega$, $R_p=11 k \Omega$, $R_{ntcs}=2.61 k \Omega$, $R_{ntc}=10 k \Omega$, DCR = $19.7 m \Omega$, $I_{omax}=5 A$ and $I_{droopmax}=50 \mu A$, Equation 18 gives $R_i=3.01 k \Omega$

For resistor sensing, Equation 19 gives the DC relationship of $V_{CR}(s)$ and $I_{O}(s)$.

$$V_{Cn} = R_{sen} \times I_o$$
 (EQ. 19)

Substitution of Equation 19 into Equation 1 gives Equation 20:

$$I_{droop} = \frac{2}{R_i} \times R_{sen} \times I_o$$
 (EQ. 20)

Therefore:

$$R_{i} = \frac{2R_{sen} \times I_{o}}{I_{droop}}$$
 (EQ. 21)

Substitution of Equation 21 and application of the OCP condition in Equation 17 gives Equation 22:

$$R_{i} = \frac{2R_{\text{sen}} \times I_{\text{omax}}}{I_{\text{droopmax}}}$$
 (EQ. 22)

where I_{omax} is the full load current, $I_{droopmax}$ is the corresponding droop current. For example, given $R_{sen}=1m\Omega,\ I_{omax}=5A$ and $I_{droopmax}=50\mu A,$ Equation 22 gives $R_i=200\Omega$.

A resistor from COMP to GND can adjust the internal OCP threshold, providing another dimension of fine-tune flexibility. Table 3 shows the detail. It is recommended to scale I_{droop} such that the default OCP threshold gives approximately the desired OCP level, then use R_{comp} to fine tune the OCP level if necessary.

Load Line Slope

Refer to Figure 9.

For inductor DCR sensing, substitution of Equation 16 into Equation 2 gives the load line slope expression in Equation 23.

$$LL = \frac{V_{droop}}{I_o} = \frac{2R_{droop}}{R_i} \times \frac{R_{ntcnet}}{R_{ntcnet} + R_{sum}} \times DCR$$
 (EQ. 23)

For resistor sensing, substitution of Equation 20 into Equation 2 gives the load line slope expression in Equation 24:

$$LL = \frac{V_{droop}}{I_o} = \frac{2R_{sen} \times R_{droop}}{R_i}$$
 (EQ. 24)

Substitution of Equation 17 and rewriting Equation 23, or substitution of Equation 21 and rewriting Equation 24 gives the same result in Equation 25:

$$R_{droop} = \frac{I_o}{I_{droop}} \times LL$$
 (EQ. 25)

One can use the full load condition to calculate $R_{droop}.$ For example, given $I_{omax}=5A,\ I_{droopmax}=50\mu A$ and LL $=5.7m\Omega$ Equation 25 gives $R_{droop}=0.57k\Omega$

It is recommended to start with the R_{droop} value calculated by Equation 25, and fine tune it on the actual board to get accurate load line slope. One should record the output voltage readings at no load and at full load for load line slope calculation. Reading the output voltage at lighter load instead of full load will increase the measurement error.

Compensator

Figure 11 shows the desired load transient response waveforms. Figure 17 shows the equivalent circuit of a voltage regulator (VR) with the droop function. A VR is

equivalent to a voltage source (= VID) and output impedance $Z_{out}(s)$. If $Z_{out}(s)$ is equal to the load line slope LL, i.e., constant output impedance in the entire frequency range, V_{o} will have square response when I_{o} has a square change.




FIGURE 17. VOLTAGE REGULATOR EQUIVALENT CIRCUIT

A VR with active droop function is a dual-loop system consisting of a voltage loop and a droop loop which is a current loop. However, neither loop alone is sufficient to describe the entire system. The spreadsheet (see Figure 21) shows two loop gain transfer functions, T1(s) and T2(s), that describe the entire system. Figure 18 conceptually shows T1(s) measurement set-up and Figure 19 conceptually shows T2(s) measurement set-up. The VR senses the inductor current, multiplies it by a gain of the load line slope, then adds it on top of the sensed output voltage and feeds it to the compensator. T(1) is measured after the summing node, and T2(s) is measured in the voltage loop before the summing node. The spreadsheet (see Figure 21) gives both T1(s) and T2(s) plots. However, only T2(s) can be actually measured on an ISL62884C regulator.

T1(s) is the total loop gain of the voltage loop and the droop loop. It always has a higher crossover frequency than T2(s) and has more meaning of system stability.

T2(s) is the voltage loop gain with closed droop loop. It has more meaning of output voltage response.

Design the compensator to get stable T1(s) and T2(s) with sufficient phase margin, and output impedance equal or smaller than the load line slope.




FIGURE 18. LOOP GAIN T1(s) MEASUREMENT SET-UP




FIGURE 19. LOOP GAIN T2(s) MEASUREMENT SET-UP

Optional Slew Rate Compensation Circuit For 1-Tick VID Transition




FIGURE 20. OPTIONAL SLEW RATE COMPENSATION CIRCUIT FOR1-TICK VID TRANSITION

During a large VID transition, the DAC steps through the VIDs at a controlled slew rate, such as 1.25 μ s per tick (12.5mV), controlling output voltage V_{core} slew rate at 10mV/ μ s.

Figure 20 shows the waveforms of 1-tick VID transition. During 1-tick VID transition, the DAC output changes at approximately 15mV/ μ s slew rate, but the DAC cannot step through multiple VIDs to control the slew rate. Instead, the control loop response speed determines V_{core} slew rate. Ideally, V_{core} will follow the FB pin voltage slew rate. However, the controller senses the inductor current increase during the up transition, as the I_{droop_vid} waveform shows, and will droop the output voltage V_{core} accordingly, making V_{core} slew rate slow. Similar behavior occurs during the down transition.

To control V_{core} slew rate during 1-tick VID transition, one can add the R_{vid} - C_{vid} branch, whose current I_{vid} cancels I_{droop_vid} .

When V_{core} increases, the time domain expression of the induced I_{droop} change is as shown in Equation 26:

$$I_{droop}(t) = \frac{C_{out} \times LL}{R_{droop}} \times \frac{dV_{core}}{dt} \times \left(1 - e^{\frac{-t}{C_{out} \times LL}}\right)$$
 (EQ. 26)

where Cout is the total output capacitance.

In the meantime, the R_{vid} - C_{vid} branch current I_{vid} time domain expression is shown in Equation 27:

$$I_{vid}(t) = C_{vid} \times \frac{dV_{fb}}{dt} \times \left(1 - e^{\frac{-t}{R_{vid} \times C_{vid}}}\right)$$
 (EQ. 27)

It is desired to let $I_{vid}(t)$ cancel $I_{droop_vid}(t)$. So there are Equation 28:

$$C_{vid} \times \frac{dV_{fb}}{dt} = \frac{C_{out} \times LL}{R_{droop}} \times \frac{dV_{core}}{dt}$$
 (EQ. 28)

and Equation 29:

$$R_{vid} \times C_{vid} = C_{out} \times LL$$
 (EQ. 29)

The result is Equation 30:

$$R_{vid} = R_{droop}$$
 (EQ. 30)

and Equation 31:

$$C_{vid} = \frac{C_{out} \times LL}{R_{droop}} \times \frac{\frac{dV_{core}}{dt}}{\frac{dV_{fb}}{dt}}$$
 (EQ. 31)

For example: given LL = $5.7m\Omega$, $R_{droop} = 0.57k\Omega$, $C_{out} = 410\mu F$, $dV_{core}/dt = 10mV/\mu s$ and $dV_{fb}/dt = 15mV/\mu s$, Equation 30 gives $R_{vid} = 0.57k\Omega$ and Equation 31 gives $C_{vid} = 2730pF$.

It's recommended to select the calculated R_{vid} value and start with the calculated C_{vid} value and tweak it on the actual board to get the best performance.

During normal transient response, the FB pin voltage is held constant, therefore is virtual ground in small signal sense. The R_{vid} - C_{vid} network is between the virtual ground and the real ground, and hence has no effect on transient response.

intersil


Layout GuidelinesTable 5 shows the layout considerations. The designators refer to the reference designs shown in Figure 22.

TABLE 5. LAYOUT CONSIDERATIONS

NAME	LAYOUT CONSIDERATION			
GND	Create analog ground plane underneath the controller and the analog signal processing components. Don't let the power ground plane overlap with the analog ground plane. Avoid noisy planes/traces (e.g.: phase node) from crossing over/overlapping with the analog plane.			
CLK_EN#	No special consideration.			
PGOOD	No special consideration.			
RBIAS	Place the R_{BIAS} resistor (R_{16}) in general proximity of the controller. Low impedance connection to the analog ground plane.			
VW	Place capacitor (C ₄) across VW and COMP in close proximity of the controller.			
COMP	Place compensator components (C ₃ , C ₅ , C ₆ R ₇ , R ₁₁ , R ₁₀ and C ₁₁) in general proximity of the controller.			
FB				
VSEN	Place the VSEN/RTN filter (C ₁₂ , C ₁₃) in close proximity of the controller for good decoupling.			
RTN				
VDD	A capacitor (C ₁₆) decouples it to GND. Place it in close proximity of the controller.			
DPRSTP#	No special consideration.			
ISUM-	Place the current sensing circuit in general proximity of the controller.			
ISUM+	Place C ₈₂ very close to the controller. Place NTC thermistors R ₄₂ next to inductor (L1) so it senses the inductor temperature correctly. The power stage sends a pair of VSUM+ and VSUM- signals to the controller. Run these two signal traces in parallel fashion with decent width (>20mil). IMPORTANT: Sense the inductor current by routing the sensing circuit to the inductor pads. Route R ₆₃ to the phase-node side pad of inductor L1. Route the other current sensing trace to the output side pad of inductor L1. If possible, route the traces on a different layer from the inductor pad layer and use vias to connect the traces to the center of the pads. If no via is allowed on the pad, consider routing the traces into the pads from the inside of the inductor. The following drawings show the two preferred ways of routing current sensing traces. INDUCTOR INDUCTOR INDUCTOR INDUCTOR INDUCTOR INDUCTOR INDUCTOR INDUCTOR INDUCTOR			
VIN	A capacitor (C ₁₇) decouples it to GND. Place it in close proximity of the controller.			
BOOT	Use decent wide trace (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.			
UGATE	Run these two traces in parallel fashion with decent width (>30mil). Avoid any sensitive analog signal trace from			
PHASE	crossing over or getting close. Recommend routing PHASE trace to the high-side MOSFET (Q2 and Q8) source pins instead of general phase node copper.			
VSSP	Run these two traces in parallel fashion with decent width (>30mil). Avoid any sensitive analog signal trace from			
LGATE	crossing over or getting close. Recommend routing VSSP to the low-side MOSFET (Q3) source pins instead of gene power ground plane for better performance.			
VCCP	A capacitor (C ₂₂) decouples it to GND. Place it in close proximity of the controller.			
VID0~6	No special consideration.			
VR_ON	No special consideration.			
DPRSLPVR	No special consideration.			
Phase Node	Minimize phase node copper area. Don't let the phase node copper overlap with/getting close to other sensitive traces. Cut the power ground plane to avoid overlapping with phase node copper.			

FN7591.0 March 16, 2010 intersil

ISL62884C






FIGURE 21. SCREENSHOT OF THE COMPENSATOR DESIGN SPREADSHEET




FIGURE 22. REFERENCE DESIGN

Reference Design Bill of Materials

QTY	REFERENCE	VALUE	DESCRIPTION	MANUFACTURER	PART NUMBER	PACKAGE
1	C11	2700pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00272-16V10	SM0603
1	C12	330pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00331-16V10	SM0603
1	C13	1000pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00102-16V10	SM0603
2	C16, C22	1µF	Multilayer Cap, 16V, 20%	GENERIC	H1045-00105-16V20	SM0603
1	C18	0.1µF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00104-16V10	SM0603
1	C20	0.1µF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00104-16V10	SM0603
2	C17, C30	0.22µF	Multilayer Cap, 25V, 10%	GENERIC	H1045-00224-25V10	SM0603
1	C24	56µF	Radial SP Series Cap, 25V, 20%	SANYO	25SP56M	CASE-CC
2	C27, C33	10µF	Multilayer Cap, 25V, 20%	GENERIC	H1065-00106-25V20	SM1206
1	C3	150pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00151-16V10	SM0603
1	C52	330µF	SPCAP, 2V, 4MΩ	PANASONIC	EEXSX0D331E4	
			POLYMER CAP, 2.5V, 4.5MΩ	KEMET	T520V337M2R5A(1)E4R5-6666	
1	C4	1000pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00102-16V10	SM0603
8	C40, C41, C54-	10µF	Multilayer Cap, 6.3V, 20%	TAIYO	JMK212BJ106MG-T	SM0805
	C56, C59-C61			MURATA	GRM21BR60J106ME19	
				Kyocera TDK	CM21X5R106M06AT C2012X5R0J106MT009N	
1	C6	82pF	Multilayer Cap, 16V, 10%	GENERIC	H1045-00820-16V10	SM0603
0	C82	DNP				
0	C39, C81, C83	DNP				
1	L1	1.5µH	Inductor, Inductance 20%, DCR 10%	PANASONIC	ETQP3M1R5YFN	6.5mm x 6.5mm
1	Q2		N-Channel Power MOSFET	IR	IRF7821	PWRPAKS08
1	Q3		N-Channel Power MOSFET	IR	IRF7832	PWRPAKS08
1	R10	255	Thick Film Chip Resistor, 1%	GENERIC	H2511-02550-1/16W1	SM0603
1	R11	576	Thick Film Chip Resistor, 1%	GENERIC	H2511-05760-1/16W1	SM0603
1	R16	147k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01473-1/16W1	SM0603
2	R17, R18	10	Thick Film Chip Resistor, 1%	GENERIC	H2511-00100-1/16W1	SM0603
2	R19, R23	1.91k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01911-1/16W1	SM0603
1	R26	82.5	Thick Film Chip Resistor, 1%	GENERIC	H2511-082R5-1/16W1	SM0603
3	R20, R40, R56	0	Thick Film Chip Resistor, 1%	GENERIC	H2511-00R00-1/16W1	SM0603
1	R30	1.91k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01911-1/16W1	SM0603
1	R37	1	Thick Film Chip Resistor, 1%	GENERIC	H2511-01R00-1/16W1	SM0603
1	R38	11k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01102-1/16W1	SM0603
1	R41	2.61k	Thick Film Chip Resistor, 1%	GENERIC	H2511-02611-1/16W1	SM0603
1	R42	10k NTC	Thermistor, 10k NTC	PANASONIC	ERT-J1VR103J	SM0603
1	R6	10k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01002-1/16W1	SM0603
1	R63	1.82k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01821-1/16W1	SM0805
1	R7	191k	Thick Film Chip Resistor, 1%	GENERIC	H2511-01913-1/16W1	SM0603
0	R109, R110, R4, R8, R9	DNP				
1	U6		IMVP-6 PWM Controller	INTERSIL	ISL62884CHRTZ	QFN-28

Typical Performance




FIGURE 23. ISL62884CEVAL2Z EVALUATION BOARD CCM EFFICIENCY, VID = 1.2375V, $V_{IN1} = 8V,\, V_{IN2} = 12.6V\,\,\text{AND}\,\,V_{IN3} = 19V$




FIGURE 24. ISL62884CEVAL2Z EVALUATION BOARD DE MODE EFFICIENCY, VID = 1.2375V, $V_{\rm IN1}$ = 8V, $V_{\rm IN2}$ = 12.6V AND $V_{\rm IN3}$ = 19V




FIGURE 25. ISL62884CEVAL2Z EVALUATION BOARD CCM LOAD LINE, VID = 1.2375V, V_{IN1} = 8V, V_{IN2} = 12.6V AND V_{IN3} = 19V




FIGURE 26. ISL62884CEVAL2Z EVALUATION BOARD DE MODE LOAD LINE, VID = 1.2375V, $V_{IN1}=8V,\,V_{IN2}=12.6V\,\text{AND}\,\,V_{IN3}=19V$




FIGURE 27. SOFT-START, $V_{IN} = 12V$, $I_O = 1A$, VID = 1.2375V, CH1: PHASE, CH2: V_O




FIGURE 28. SHUT DOWN, $V_{IN} = 12V$, $I_O = 1A$, VID = 1.2375V, CH1: PHASE, CH2: V_O

Typical Performance (Continued)




FIGURE 29. CCM STEADY STATE, $V_{IN} = 12V$, $I_O = 5A$, VID = 1.2375V, CH1: PHASE, CH2: V_O




FIGURE 30. DCM STEADY STATE, $V_{IN} = 12V$, $I_O = 0.5A$, VID = 1.2375V, CH1: PHASE, CH2: V_O



FIGURE 31. REFERENCE DESIGN LOOP GAIN T2(s)
MEASUREMENT RESULT




FIGURE 32. CLK_EN# DELAY, VIN = 12V, IO = 1A, VID = 1.2375V, Ch1: PHASE, Ch3: CLK_EN#




FIGURE 33. LOAD TRANSIENT RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED, $V_{\rm IN}=12V$, $V_{\rm IO}=1.2375V$, $I_{\rm O}=5A/0A$, Ch1: $V_{\rm O}$




FIGURE 34. LOAD TRANSIENT RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED, $V_{IN}=12V$, $V_{IO}=1.2375V$, $I_{O}=5A/0A$, $Ch1:V_{O}$

7 intersil

Typical Performance (Continued)




FIGURE 35. LOAD TRANSIENT RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED, $V_{\rm IN}=12V$, $V_{\rm IO}=1.2375V$, $I_{\rm O}=5A/0A$, CH1: $V_{\rm O}$




FIGURE 36. LOAD TRANSIENT RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED, $V_{IN} = 12V$, $V_{IO} = 1.2375V$, $I_{O} = 5A/0A$, CH1: V_{O}




FIGURE 37. VID TRANSITION, I_O = 0.2A, DPRSLPVR = 0, DPRSTP# = 0, VID = 1.2375V/1.0375V, CH1: PHASE, CH2: V_O, CH3: VID4




FIGURE 38. VID TRANSITION, $I_O = 0.2A$, DPRSLPVR = 1, DPRSTP# = 0, VID = 1.2375V/1.0375V, CH1: PHASE, CH2: V_O , CH3: VID4




FIGURE 39. VID TRANSITION, I $_{\rm O}=0.2$ A, DPRSLPVR = 0, DPRSTP# = 1, VID = 1.2375V/1.0375V, CH1: PHASE, CH2: V $_{\rm O}$, CH3: VID4




FIGURE 40. VID TRANSITION, I $_{O}=0.2A$, DPRSLPVR = 1, DPRSTP#=1, VID = 1.2375V/1.0375V, CH1: PHASE, CH2: V_{O} , CH3: VID4

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
3/16/10	FN7591.0	Initial Release.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL62884C

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

FN7591.0 March 16, 2010


Package Outline Drawing

L28.4x428 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 9/06







BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

NOTES:

- Controlling dimensions are in mm.
 Dimensions in () for reference only.
- 2. Unless otherwise specified, tolerance : Decimal ±0.05

 Angular +2°
- 3. Dimensioning and tolerancing conform to AMSE Y14.5M-1994.
- 4. Bottom side Pin#1 ID is diepad chamfer as shown.
- 5. Tiebar shown (if present) is a non-functional feature.

FN7591.0 March 16, 2010