


Automotive Extended PSoC[®] Programmable System-on-Chip™

Features

- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
 - M8C processor speeds up to 12 MHz
 - □ Low power at high speed
 - Operating voltage: 4.75 V to 5.25 V or 3 V to 3.6 V
 - ☐ Automotive temperature range: -40 °C to +125 °C
- Advanced peripherals
 - ☐ One CapSense® block:
 - Provides configurable capacitive sensing elements
 - Supports combination of CapSense buttons, sliders, touchpads, and proximity sensors
 - ☐ One limited digital PSoC® block provides:
 - 8-bit timer, counter, or pulse-width modulator (PWM)
 - Half-duplex UART
 - SPI slave
 - Connectable to all general purpose I/O (GPIO) pins
- Flexible on-chip memory
 - □ 8 KB flash program storage
 - □ 512 bytes SRAM data storage
 - □ In-system serial programming (ISSP)
 - □ Partial flash updates
 - □ Flexible protection modes
 - □ EEPROM emulation in flash
- Complete development tools
 - □ Free development software (PSoC Designer™)
 - ☐ Full-featured in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - □ Complex breakpoint structure
 - □ 128 KB trace memory
- Precision, programmable clocking
 - □ Internal 24 MHz oscillator
 - □ Internal low-speed, low-power oscillator for Watchdog and Sleep functionality
 - Optional external oscillator, up to 24 MHz
- Programmable pin configurations
 - □ 25 mA sink, 10 mA drive on all GPIOs
 - □ Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIOs
 - □ Analog input on all GPIOs
 - Configurable interrupt on all GPIOs

- Versatile analog mux
 - □ Common internal analog bus
 - ☐ Simultaneous connection of I/O combinations
- Additional system resources
 - □ Inter-Integrated Circuit (I²CTM) master, slave, or multi-master operation up to 400 kHz
 - □ Watchdog and sleep timers
 - □ User-configurable low-voltage detection (LVD)
 - □ Integrated supervisory circuit
 - □ On-chip precision voltage reference

Logic Block Diagram





Contents

| PSoC Functional Overview | 3 |
|-----------------------------------|----|
| The PSoC Core | 3 |
| The Digital System | 3 |
| The Analog System | |
| Additional System Resources | 4 |
| PSoC Device Characteristics | 5 |
| Getting Started | 5 |
| Application Notes | |
| Development Kits | 5 |
| Training | |
| CYPros Consultants | |
| Solutions Library | 5 |
| Technical Support | 5 |
| Development Tools | 6 |
| PSoC Designer Software Subsystems | 6 |
| Designing with PSoC Designer | 7 |
| Select Components | 7 |
| Configure Components | 7 |
| Organize and Connect | 7 |
| Generate, Verify, and Debug | 7 |
| Pinouts | 8 |
| 20-pin Part Pinout | 8 |
| 28-pin Part Pinout | |
| Registers | 10 |
| Register Conventions | 10 |
| Register Mapping Tables | 10 |
| Absolute Maximum Ratings | 13 |
| Operating Temperature | 13 |
| Electrical Specifications | 14 |

| DC Electrical Characteristics | 15 |
|---|----|
| AC Electrical Characteristics | 18 |
| Development Tool Selection | 23 |
| Software | |
| Development Kits | 23 |
| Evaluation Tools | 23 |
| Device Programmers | 23 |
| Accessories (Emulation and Programming) | 24 |
| Ordering Information | |
| Ordering Code Definitions | 25 |
| Packaging Information | 26 |
| Packaging Dimensions | 26 |
| Tape and Reel Information | 28 |
| Thermal Impedances | 30 |
| Solder Reflow Specifications | 30 |
| Reference Information | 31 |
| Reference Documents | 31 |
| Acronyms | 32 |
| Document Conventions | 32 |
| Units of Measure | 32 |
| Numeric Conventions | 32 |
| Glossary | 33 |
| Document History Page | 37 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | 38 |
| Products | 38 |
| PSoC Solutions | 38 |



PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, as illustrated in the Logic Block Diagram on page 1, comprises of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow all the device resources to be combined into a complete custom system. Each CY8C21x12 device includes one limited digital block and one CapSense block. Depending on the PSoC package, up to 24 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep, and watchdog timers, and an internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System Resources provide additional capability, such as digital clocks for increased flexibility, I²C functionality for implementing an I²C master, slave, or multi-master, an internal voltage reference that provides an absolute value of 1.3 V to a number of PSoC subsystems, and various system resets supported by the M8C.

The Digital System is composed of a programmable limited digital block and fixed-function digital resources inside the CapSense block. The limited digital block can be configured into a number of digital peripherals. The fixed-function digital resources in the CapSense block provide external modulation signals, measurement timing, and measurement conversion. The digital resources can be connected to the GPIO through a series of global buses that provide very flexible routing options.

The Analog System is composed of a comparator and a filter that are used in the CapSense block in order to implement capacitive sensing measurement.


The Digital System

The digital system is composed of one digital block. This block is an 8-bit resource that can implement various 8-bit digital peripherals. Digital peripheral configurations include those listed.

- PWM (8-bit)
- Counter (8-bit)
- Timer (8-bit)
- Half-duplex 8-bit UART with selectable parity
- SPI slave
- I²C master, slave, or multi-master (implemented in a dedicated I²C block)

The digital block can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Figure 1. Digital System Block Diagram






The Analog System

The analog system is composed of analog resources inside of the CapSense block. These resources are used to implement a flexible capacitive sensing and measurement module. The analog resources in the CapSense block are listed.

- Comparator used in capacitance-to-digital conversion
- Fixed, absolute reference or adjustable, ratiometric reference can be used with the comparator
- Low-pass filter converts a digital bit stream into the adjustable, ratiometric analog reference

Figure 2. Analog System Block Diagram



The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system. Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combination.

Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful for complete systems. Brief statements describing the merits of each system resource are presented.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems.
- The I²C module provides communication up to 400 kHz over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3 V voltage reference provides an absolute reference for the analog system.
- Versatile analog multiplexer system.



PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted

Table 1. PSoC Device Characteristics

| PSoC Part Number | Digital I/O | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks | SRAM Size | Flash Size |
|---------------------|-------------|-----------------|-------------------|------------------|-------------------|-------------------|--------------------------------|-----------|------------|
| CY8C29x66 [1] | up to 64 | 4 | 16 | up to 12 | 4 | 4 | 12 | 2 K | 32 K |
| CY8C28xxx | up to 44 | up to 3 | up to 12 | up to 44 | up to 4 | up to 6 | up to 12 + 4 ^[2] | 1 K | 16 K |
| CY8C27x43 | up to 44 | 2 | 8 | up to 12 | 4 | 4 | 12 | 256 | 16 K |
| CY8C24x94 [1] | up to 56 | 1 | 4 | up to 48 | 2 | 2 | 6 | 1 K | 16 K |
| CY8C24x23A [1] | up to 24 | 1 | 4 | up to 12 | 2 | 2 | 6 | 256 | 4 K |
| CY8C23x33 | up to 26 | 1 | 4 | up to 12 | 2 | 2 | 4 | 256 | 8 K |
| CY8C22x45 [1] | up to 38 | 2 | 8 | up to 38 | 0 | 4 | 6 ^[2] | 1 K | 16 K |
| CY8C21x45 [1] | up to 24 | 1 | 4 | up to 24 | 0 | 4 | 6 ^[2] | 512 | 8 K |
| CY8C21x34 [1] | up to 28 | 1 | 4 | 28 | 0 | 2 | 4 [2] | 512 | 8 K |
| CY8C21x23 | up to 16 | 1 | 4 | up to 8 | 0 | 2 | 4 ^[2] | 256 | 4 K |
| CY8C21x12 [1] | up to 24 | 1 | 1 [2] | 24 | 0 | 0 | 1 ^[2] | 512 | 8 K |
| CY8C20x34 [1] | up to 28 | 0 | 0 | up to 28 | 0 | 0 | 3 [2, 3] | 512 | 8 K |
| CY8C20xx6 | up to 36 | 0 | 0 | up to 36 | 0 | 0 | 3 [2, 3] | up to 2 K | up to 32 K |

Getting Started

For in-depth information, along with detailed programming details, see the PSoC® Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support - including a searchable Knowledge Base articles and technical forums - is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Notes

- 1. Automotive qualified devices available in this group.
- Limited analog functionality.
 Two analog blocks and one CapSense[®] block.



Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - ☐ Hardware and software I²C slaves and masters
 - □ Full-speed USB 2.0
 - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in

PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pinouts


The CY8C21x12 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V_{SS} , V_{DD} , and XRES are not capable of digital I/O.

20-pin Part Pinout

Table 2. 20-pin Part Pinout (shrink small-outline package (SSOP))

| Pin | Pin Type | | Nama | Description | | | | |
|-----|----------|--------|----------|---|--|--|--|--|
| No. | Digital | Analog | Name | Description | | | | |
| 1 | I/O | I, M | P0[7] | Analog column mux input | | | | |
| 2 | I/O | I, M | P0[5] | Analog column mux input | | | | |
| 3 | I/O | I, M | P0[3] | Analog column mux input, C _{MOD} capacitor pin | | | | |
| 4 | I/O | I, M | P0[1] | Analog column mux input, C _{MOD} capacitor pin | | | | |
| 5 | Po | wer | V_{SS} | Ground connection | | | | |
| 6 | I/O | М | P1[7] | I ² C serial clock (SCL) | | | | |
| 7 | I/O | М | P1[5] | I ² C serial data (SDA) | | | | |
| 8 | I/O | М | P1[3] | | | | | |
| 9 | I/O | М | P1[1] | I ² C SCL, ISSP-SCLK ^[4] | | | | |
| 10 | 0 Power | | V_{SS} | Ground connection | | | | |
| 11 | I/O | М | P1[0] | I ² C SDA, ISSP-SDATA ^[4] | | | | |
| 12 | I/O | М | P1[2] | | | | | |
| 13 | I/O | М | P1[4] | Optional external clock input (EXTCLK) | | | | |
| 14 | I/O | М | P1[6] | | | | | |
| 15 | Inj | out | XRES | Active high external reset with internal pull-down | | | | |
| 16 | I/O | I, M | P0[0] | Analog column mux input | | | | |
| 17 | I/O | I, M | P0[2] | Analog column mux input | | | | |
| 18 | I/O | I, M | P0[4] | Analog column mux input | | | | |
| 19 | I/O | I, M | P0[6] | Analog column mux input | | | | |
| 20 | 20 Power | | V_{DD} | Supply voltage | | | | |

Figure 3. CY8C21312 20-pin PSoC Device



LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note

^{4.} These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.




28-pin Part Pinout

Table 3. 28-pin Part Pinout (SSOP)

| Pin Type | | Type Name | | Description | | | | | |
|----------|---------|-----------|-----------------|---|--|--|--|--|--|
| No. | Digital | Analog | Name | Description | | | | | |
| 1 | I/O | I, M | P0[7] | Analog column mux input | | | | | |
| 2 | I/O | I, M | P0[5] | Analog column mux input | | | | | |
| 3 | I/O | I, M | P0[3] | Analog column mux input, C _{MOD} capacitor pin | | | | | |
| 4 | I/O | I, M | P0[1] | Analog column mux input, C _{MOD} capacitor pin | | | | | |
| 5 | I/O | М | P2[7] | | | | | | |
| 6 | I/O | М | P2[5] | | | | | | |
| 7 | I/O | М | P2[3] | | | | | | |
| 8 | I/O | М | P2[1] | | | | | | |
| 9 | Pov | wer | V_{SS} | Ground connection | | | | | |
| 10 | I/O | М | P1[7] | I ² C SCL | | | | | |
| 11 | I/O | М | P1[5] | I ² C SDA | | | | | |
| 12 | I/O | М | P1[3] | | | | | | |
| 13 | I/O | М | P1[1] | I ² C SCL, ISSP-SCLK ^[5] | | | | | |
| 14 | Power | | V _{SS} | Ground connection | | | | | |
| 15 | I/O | М | P1[0] | I ² C SDA, ISSP-SDATA ^[5] | | | | | |
| 16 | I/O | М | P1[2] | | | | | | |
| 17 | I/O | М | P1[4] | Optional EXTCLK | | | | | |
| 18 | I/O | М | P1[6] | | | | | | |
| 19 | Inp | out | XRES | Active high external reset with internal pull-down | | | | | |
| 20 | I/O | М | P2[0] | | | | | | |
| 21 | I/O | М | P2[2] | | | | | | |
| 22 | I/O | М | P2[4] | | | | | | |
| 23 | I/O | М | P2[6] | | | | | | |
| 24 | I/O | I, M | P0[0] | Analog column mux input | | | | | |
| 25 | I/O | I, M | P0[2] | Analog column mux input | | | | | |
| 26 | I/O | I, M | P0[4] | Analog column mux input | | | | | |
| 27 | I/O | I, M | P0[6] | Analog column mux input | | | | | |
| 28 | Pov | wer | V_{DD} | Supply voltage | | | | | |

Figure 4. CY8C21512 28-pin PSoC Device



LEGEND: A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note

^{5.} These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.



Registers

Register Conventions

This section lists the registers of the CY8C21x12 PSoC device. For detailed register information, refer to the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

| Convention | Description | | | | | | |
|------------|------------------------------|--|--|--|--|--|--|
| R | Read register or bit(s) | | | | | | |
| W | Write register or bit(s) | | | | | | |
| L | Logical register or bit(s) | | | | | | |
| С | Clearable register or bit(s) | | | | | | |
| # | Access is bit specific | | | | | | |

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.



| Name (0,Hex) Name (0,Hex) Name (0,Hex) Name (0,Hex) Name (0,Hex) Name (0,Hex) Name Name (0,Hex) Name | Table 4. Registe | | abie: Us | er Space | A -1 1 | | | A .1 1 | | | | |
|--|------------------|-----------------|----------|--------------|-----------------|--|-----------|-----------------|----------|-------------|-----------------|--|
| PREFORD OD RWV 41 81 C1 PREFORD OD RWW 42 82 C2 RWV 43 CSREF_CRI 84 RW C3 PREFORD OS RWV 44 CSREF_CRI 84 RW C3 PREFORD OS RWV 44 CSREF_CRI 84 RW C3 PREFORD OS RWV 44 CSREF_CRI 84 RW C4 CSREF_CRI 85 RW C4 CSREF_CRI 86 RW C4 CSREF_CRI 87 RW C4 CSREF_CRI 88 RW CAR CSREF_CRI 88 RW CSREF_CRI 88 CSREF_CRI 88 CSREF_CRI 88 RW CSREF_CRI 88 CSREF_CRI 88 CSREF_CRI 88 RW CAR CSREF_CRI 88 RW CSREF_CRI 88 CSREF_CRI 88 RW CAR RW CAR RW CSREF_CRI 88 CRI RW CSREF_CRI 89 RW CSREF_CRI 8 | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access |
| PRITOSS 02 RW 42 42 82 62 C2 PRITOMAZ 03 RW 44 45 CSREF_CR1 84 RW C4 CSREF_CR1 84 RW C4 CSREF_CR1 84 RW C4 CSREF_CR1 85 CS | PRT0DR | | RW | | | | | | | | | |
| RRIONNIZ 033 RW 443 CSREF_CRT 635 RW 445 CSREF_CRT 645 RW 446 CSREF_CRT 655 CS RW 477 677 CT RRITIER 050 RW 440 680 CC6 RRITIONIZ 077 RW 447 677 C77 RRITIER 081 RW 449 683 CC5 RRITIONIZ 078 RW 449 683 CC7 RRITICR 081 RW 449 683 CC7 RRITICR 081 RW 449 683 CC7 RRITICR 082 RW 449 683 CC7 RRITICR 083 RW 449 683 CC7 RRITICR 084 RW 449 685 CC7 RRITICR 085 RW 449 685 CC7 RRITICR 086 RW 449 687 CC8 RRITICR 087 RW 449 687 CC8 CC8 RRITICR CC8 CC8 RRITICR CC8 CC8 RRITICR CC8 CC8 CC8 RRITICR CC8 CC8 CC8 CC8 CC8 CC8 CC9 C | PRT0IE | 01 | RW | | 41 | | | 81 | | | C1 | |
| PRITION 04 RW 44 CSREF CRI 64 RW CA CA PRITION 05 RW 45 S C C5 STRITION 05 RW 45 S C C5 STRITION 05 RW 45 S C C6 PRITION 05 RW | PRT0GS | 02 | RW | | 42 | | | 82 | | | C2 | |
| PRITION 04 RW 44 CSREF CRI 64 RW CA CA PRITION 05 RW 45 S C C5 STRITION 05 RW 45 S C C5 STRITION 05 RW 45 S C C6 PRITION 05 RW | PRT0DM2 | 03 | | | 43 | | | 83 | | | C3 | |
| PRT11E 05 RW 45 85 C5 PRT11D | | | | 1 | | | CSRFF CR1 | | RW | | | |
| RRTIOSS | | | | | | | OCKET_CKT | | | | | |
| PRITIDNIZ 97 | | | | | | | | | | | | |
| PRIZER 08 RW 48 89 89 C9 PRIZES 09 RW 48 88 88 C9 PRIZES 09 RW 48 89 89 C9 PRIZES 06 RW 44 88 88 C6 C6 C6 C7 C7 C8 C7 C8 C8 C7 C7 C8 C8 C8 C9 C8 C9 | | | | | | | | | | | | |
| PRIZES 09 RW 49 49 89 80 C2 APRIZES OA RW 4A 8B 8B CA CA PRIZES OA RW 4B 8B 8B CA CA CB | | | | | | | | | | | | |
| PRIZESS 0A RW 4A BB BB CAB CB PRIZEDNZ 0B RW 4A BB BB CB CB CC CC CC CC CC CC CC CC CC | | | | | | | | | | | | |
| PRTZDMZ OB RW 4B 8B C CC OC C OC 6C OD 6 4D 4D 8D C CC OF 6 4E 8E C CC OF 6 4E 8E C CC OF 7 4F 8F C CF OF 10 4F 8F C CF OF 11 5 51 91 STK_PP D1 RW 11 551 91 STK_PP D1 RW 12 52 92 D D2 INVERTIGATION OF STK PP D3 RW 14 554 94 MVW_PP D3 RW 15 55 95 95 MVW_PP D5 RW 16 56 96 EZC_CFG D6 RW 17 57 97 EZC_CFG D6 RW 18 58 98 EZC_DR D8 RW 19 59 99 EZC_MCR D9 8 RW 19 59 99 EZC_MCR D9 RW 19 59 99 EZC_MCR D9 RW 10 50 90 NNT_CLR DA RW 10 1D 55D 95D NNT_CLR DA RW 10 50 PSD NNT_CLR DA RW 11 | | | | | | | | | | | | |
| OC | | 0A | | | | | | | | | | |
| OD | PRT2DM2 | 0B | RW | | 4B | | | 8B | | | СВ | |
| OF | | 0C | | | 4C | | | 8C | | | CC | |
| OF | | 0D | | | 4D | | | 8D | | | CD | |
| 10 | | 0E | | 1 | 4E | | | 8E | | | CE | |
| 10 | | 0F | | | 4F | | | 8F | | | CF | |
| 11 | | _ | | 1 | | | | | | CUR PP | | RW |
| 12 | | | | | | | | | | | | |
| 13 | | | | | | | | | | 011C_11 | | 17.00 |
| 14 | | | | | | | ļ | | | IDA DD | | D)A/ |
| 15 | | | | | | | | | | _ | | |
| 16 | | | | | | | | | | | | |
| 17 | | | | | | | | | | | | |
| 18 | | | | | | | | | | | | RW |
| 19 | | 17 | | | 57 | | | 97 | | | D7 | # |
| 1A | | 18 | | | 58 | | | 98 | | I2C_DR | D8 | RW |
| 18 | | 19 | | | 59 | | | 99 | | I2C_MSCR | D9 | # |
| 1C | | 1A | | | 5A | | | 9A | | | DA | RW |
| 1C | | 1B | | | 5B | | | 9B | | INT CLR1 | DB | RW |
| 1D | | | | 1 | | | | | | | | |
| 1E | | | | | | | | | | INT CLR3 | | RW |
| SCENT_DRO | | | | | | | | | | | | |
| CSCNT_DR0 20 # 60 A0 INT_MSK0 E0 RW CSCNT_DR1 21 W AMUX_CFG 61 RW A1 INT_MSK1 E1 RW CSCNT_DR2 22 RW CSCMP_CR0 62 RW A2 INT_WC E2 RC CSSNT_DR0 23 # CSCMP_CR1 64 # A3 RES_WDT E3 W CSMODD_DR0 24 # CSCMP_CR1 64 # A4 E4 CSCMP_CR5 E6 RW CSMODD_DR1 25 W CSCMP_CR2 66 RW A6 CSCMP_CR5 E6 RW CSMODI_DR0 27 # 67 A7 CSCMP_CR6 E7 RW CSMODI_DR1 29 W CSREF_CR0 69 # A9 E8 E8 CSMODI_DR2 2A RW GA AA EA EA CSMODI_DR1 29 W <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>IIVI_IVIONO</td> <td></td> <td>KVV</td> | | | | | | | | | | IIVI_IVIONO | | KVV |
| CSCNT_DR1 21 W AMUX_CFG 61 RW A1 INT_MSK1 E1 RW CSCNT_DR2 22 RW CSCMP_CR0 62 RW A2 INT_VC E2 RC CSCNT_CR0 23 # 63 A3 RES_WDT E3 W CSMODD_DR0 24 # CSCMP_CR1 64 # A4 E4 E4 CSMODD_DR1 25 W 65 A5 CSCMP_CR5 E6 RW CSMODD_DR2 26 RW CSCMP_CR2 66 RW A6 CSCMP_CR5 E6 RW CSMODD_DR0 27 # 67 A7 CSCMP_CR6 E7 RW CSMODI_DR0 28 # 68 A8 B E8 CSMODI_DR1 29 W CSREF_CR0 69 # A9 E9 CSMODI_DR1 29 W CSREF_CR0 69 # A8 E8 | 000UT DD0 | | | | | | | | | INT 1101/0 | | 5,47 |
| CSCNT_DR2 22 RW CSCMP_CR0 62 RW A2 INT_VC E2 RC CSCNT_CR0 23 # CSCMP_CR1 64 # A3 RES_WDT E3 W CSMODD_DR1 25 W 65 RW A6 CSCMP_CR5 E6 RW CSMODD_DR2 26 RW CSCMP_CR2 66 RW A6 CSCMP_CR5 E6 RW CSMODD_DR0 27 # 67 A7 CSCMP_CR6 E7 RW CSMOD1_DR0 28 # 68 A8 A8 E8 E8 CSMOD1_DR1 29 W CSREF_CR0 69 # A9 E9 CSMDT_CR0 E8 E8 E8 CSMOD1_DR1 29 W CSREF_CR0 68 # A8 E8 E8 E8 E8 CSMOD1_CR0 E8 # AB EB LDBD_CRD E8 # AB BB | | | | | | | | | | | | |
| CSCNT_CRO | | | | | | | | | | | | |
| CSMOD_DR0 | | 22 | RW | CSCMP_CR0 | 62 | RW | | A2 | | | E2 | RC |
| CSMOD0_DR1 | CSCNT_CR0 | 23 | # | | 63 | | | A3 | | RES_WDT | E3 | W |
| CSMOD_DR2 26 RW CSCMP_CR2 66 RW A6 CSCMP_CR5 E6 RW CSMODL_DR0 27 # 67 A7 CSCMP_CR6 E7 RW CSMODL_DR0 28 # 68 A8 A8 E8 CSMODL_DR1 29 W CSREF_CR0 69 # A9 E9 CSMODL_DR1 29 W CSREF_CR0 69 # A9 E9 CSMODL_DR1 29 W CSREF_CR0 69 # A9 E9 CSMODL_CR0 28 # 6B AA AA EA CSMODL_CR0 28 # MB_DR0 6C RW AC EC LDB0_DR0 2C # TMP_DR1 6D RW AB EB LDB0_CR0 2F # TMP_DR3 6F RW AE EF LDB0_CR0 2F # TMP_DR3 6F RW </td <td>CSMOD0_DR0</td> <td>24</td> <td>#</td> <td>CSCMP_CR1</td> <td>64</td> <td>#</td> <td></td> <td>A4</td> <td></td> <td></td> <td>E4</td> <td></td> | CSMOD0_DR0 | 24 | # | CSCMP_CR1 | 64 | # | | A4 | | | E4 | |
| CSMOD_CRO 27 # 67 A7 CSCMP_CR6 E7 RW CSMOD1_DR0 28 # 68 A8 E8 E8 CSCMDD1_DR1 29 W CSREF_CR0 69 # A9 E9 E9 CSMOD1_DR1 29 W CSMCD1_DR2 AA EA EA CSMOD1_DR2 CSMD1 TMP_DR3 6C RW AA AC EC CD LDB0_DR2 2E RW TMP_DR3 6F RW AA AE EE EE LDB0_DR2 2E RW TMP_DR3 6F RW AF EF EC LDB0_DR3 AF EF EC LDB0_DR3 AF EF EF ED AB < | CSMOD0_DR1 | 25 | W | | 65 | | | A5 | | | E5 | |
| CSMOD_CRO 27 # 67 A7 CSCMP_CR6 E7 RW CSMOD1_DRO 28 # 68 A8 E8 E8 CSCMDD1_DR1 29 W CSREF_CRO 69 # A9 E9 E8 CSMOD1_DR2 2A RW CSMOD1_DR2 2A RW CSMOD1_CRO 2B # BA AA EA EA CSMOD1_CRO 2B # TMP_DR0 6C RW AC EC LDB0_DR0 2C # TMP_DR1 6D RW AA AC EC LDB0_DR1 2D W TMP_DR1 6D RW AA AC EE CC LDB0_DR2 2E RW TMP_DR3 6F RW AF EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF LDB0_CR0 BO RW F0 BR <t< td=""><td>CSMOD0 DR2</td><td>26</td><td>RW</td><td>CSCMP CR2</td><td>66</td><td>RW</td><td></td><td>A6</td><td></td><td>CSCMP CR5</td><td>E6</td><td>RW</td></t<> | CSMOD0 DR2 | 26 | RW | CSCMP CR2 | 66 | RW | | A6 | | CSCMP CR5 | E6 | RW |
| CSMOD1_DR0 28 # 68 A8 E8 CSMOD1_DR1 29 W CSREF_CR0 69 # A9 E9 CSMOD1_DR2 2A RW 6A AA AA EA CSMOD1_CR0 2B # 6B AB EB EB LDB0_DR0 2C # TMP_DR0 6C RW AC EC LDB0_DR1 2D W TMP_DR1 6D RW AD ED LDB0_DR2 2E RW TMP_DR2 6E RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF J30 70 RDIORI BO RW F0 F0 31 71 RDIOSYN B1 RW F1 F2 333 73 RDIOLTO B3 RW F3 F3 34 74 RDIORO B5 RW <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | | | | | | | | | | | | |
| CSMOD1_DR1 29 W CSREF_CR0 69 # A9 E9 CSMOD1_DR2 2A RW 6A AA AA EA CSMOD1_CR0 2B # 6B AB AB EB LDB0_DR0 2C # TMP_DR0 6C RW AC EC LDB0_DR1 2D W TMP_DR1 6D RW AD ED LDB0_DR2 2E RW TMP_DR3 6F RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AE EF LDB0_CR0 2F # TMP_DR3 6F RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AE EF 131 71 RDIOSN B1 RW F1 F1 32 72 RDIOSN B1 RW F3 333 73 RDIOSN | | | | 1 | | | | | | | | |
| CSMOD1_DR2 2A RW 6A AA EA CSMOD1_CR0 2B # 6B AB EB LDB0_DR0 2C # TMP_DR0 6C RW AC EC LDB0_DR1 2D W TMP_DR1 6D RW AD ED LDB0_DR2 2E RW TMP_DR3 6F RW AF EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF JB0_CR0 2F # TMP_DR3 6F RW AF EE LDB0_CR0 2F # TMP_DR3 6F RW F0 F2 33 3B | | | | CODEE CDO | | # | | | | | | |
| CSMOD1_CR0 2B # 6B AB AB EB LDB0_DR0 2C # TMP_DR0 6C RW AC EC LDB0_DR1 2D W TMP_DR1 6D RW AD ED LDB0_DR2 2E RW TMP_DR2 6E RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF 30 70 RDIORI BO RW FO BO 31 71 RDIOSYN B1 RW F1 F1 32 72 RDIOIS B2 RW F2 F3 33 73 RDIOLTO B3 RW F3 F3 34 74 RDIOLTO B3 RW F4 F4 35 75 RDIOROO B5 RW F6 F6 36 CSCMP_CR3 76 RW RDIOROO B6 <td>_</td> <td></td> <td></td> <td>CORLI _CIRO</td> <td></td> <td>π</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | _ | | | CORLI _CIRO | | π | | | | | | |
| LDBO_DRO 2C # TMP_DRO 6C RW AC EC LDBO_DR1 2D W TMP_DR1 6D RW AD ED LDBO_DR2 2E RW TMP_DR2 6E RW AE EE LDBO_CR0 2F # TMP_DR3 6F RW AF EF 30 70 RDIORI BO RW FO FO 31 71 RDIOSYN B1 RW F1 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIOLTO B3 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROO B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 </td <td></td> | | | | | | | | | | | | |
| LDB0_DR1 2D W TMP_DR1 6D RW AD ED LDB0_DR2 2E RW TMP_DR2 6E RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF 30 70 RDIORI BO RW FO 31 71 RDIOSYN B1 RW F1 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIORO B5 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 F9 <td>_</td> <td></td> <td></td> <td>THE DEC</td> <td></td> <td>D</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | _ | | | THE DEC | | D | | | | | | |
| LDB0_DR2 2E RW TMP_DR2 6E RW AE EE LDB0_CR0 2F # TMP_DR3 6F RW AF EF 30 70 RDIORI B0 RW F0 31 71 RDIOSYN B1 RW F1 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIORTI B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 F9 3A 7A BB BB FB 3C 7C BC <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | 1 | | | | | | |
| LDBO_CRO 2F # TMP_DR3 6F RW AF EF 30 70 RDIORI B0 RW F0 31 71 RDIOSYN B1 RW F1 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIOLTI B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BB BB FB 3C 7C BC FC 3D 7D BD FD 3B 7E BE < | | | | | | | | | | | | |
| 30 | | | | _ | | 1 | | | | | | |
| 31 71 RDIOSYN B1 RW F1 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIOLT1 B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIORO1 B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR0 FF # | LDB0_CR0 | | # | TMP_DR3 | 6F | RW | | | | | EF | |
| 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIOLTI B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD FD FD 3F 7F BF CPU_SCR0 FF # | | 30 | | | 70 | | RDI0RI | B0 | RW | | F0 | |
| 32 72 RDIOIS B2 RW F2 33 73 RDIOLTO B3 RW F3 34 74 RDIOLTI B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD FD FD 3F 7F BF CPU_SCR0 FF # | | | | 1 | | t | | | RW | | | |
| 33 73 RDIOLTO B3 RW F3 34 74 RDIOLTI B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIOROI B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | † | | | | | | |
| 34 74 RDIOLT1 B4 RW F4 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIORO1 B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | | | | | | | |
| 35 75 RDIOROO B5 RW F5 36 CSCMP_CR3 76 RW RDIORO1 B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | 1 | | - | | | | - | | |
| 36 CSCMP_CR3 76 RW RDIORO1 B6 RW F6 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | | | | | | | 1 |
| 37 CSCMP_CR4 77 RW B7 CPU_F F7 RL 38 78 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | CSCMD CD3 | | DIM | | | | ļ | | |
| 38 78 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | | עטוטאטן | | KVV | ODU 5 | | |
| 39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | CSCMP_CR4 | | KW | | | | CPU_F | | KL |
| 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | | | | | | | |
| 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | | | | | | | |
| 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | 3A | | | 7A | | Ī | BA | | | FA | |
| 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | 1 | | | Ī | | | | FB | |
| 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | - | | | | | | |
| 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF # | | | | | | 1 | 1 | | | | | |
| 3F 7F BF CPU_SCR0 FF # | | | | | | | | | | CPLL SCR1 | | # |
| | | | | | | | | | <u> </u> | | | |
| | 5 | | L., | <u> </u> | /٢ | | I | | | CPU_3CKU | FF | # |

Blank fields are Reserved and must not be accessed.

Access is bit specific.



| Table 5. Registe | Addr | Access | Name | Addr | Access | Name | Addr | Access | Name | Addr | Access |
|------------------|----------------|--------------|-----------------|----------|--|----------|----------|--|-------------------|----------|--------|
| | (1,Hex) | | Name | (1,Hex) | Access | Name | (1,Hex) | Access | Name | (1,Hex) | Access |
| PRT0DM0 | 00 | RW | | 40 | | | 80 | | | C0 | |
| PRT0DM1 | 01 | RW | | 41 | | | 81 | | | C1 | |
| PRT0IC0 | 02 | RW | | 42 | | | 82 | | | C2 | |
| PRT0IC1 | 03 | RW | | 43 | | | 83 | | | C3 | |
| PRT1DM0 | 04 | RW | | 44 | | | 84 | | | C4 | |
| PRT1DM1 | 05 | RW | | 45 | | | 85 | | | C5 | |
| PRT1IC0 | 06 | RW | | 46 | | | 86 | | | C6 | |
| PRT1IC1 | 07 | RW | | 47 | | | 87 | | | C7 | |
| PRT2DM0 | 08 | RW | | 48 | | | 88 | | | C8 | |
| PRT2DM1 | 09 | RW | | 49 | | | 89 | | | C9 | |
| PRT2IC0 | 0A | RW | | 4A | | | 8A | | | CA | |
| PRT2IC1 | 0B | RW | | 4B | | | 8B | | | СВ | |
| | 0C | | | 4C | | | 8C | | | CC | |
| | 0D | | | 4D | | | 8D | | | CD | |
| | 0E | | | 4E | | | 8E | | | CE | |
| | 0F | | | 4F | | | 8F | | | CF | |
| | 10 | | | 50 | | | 90 | | GDI_O_IN | D0 | RW |
| | 11 | | 1 | 51 | | | 91 | | GDI_E_IN | D1 | RW |
| | 12 | - | 1 | 52 | - | - | 92 | | GDI_C_IIV | D2 | RW |
| | 13 | | 1 | 53 | | | 93 | | GDI_O_OU | D3 | RW |
| | 14 | - | | 54 | | | 94 | | 5 <i>5</i> 1_L_00 | D3 | 1744 |
| | 15 | - | | 55 | | | 95 | | | D5 | |
| | | | 1 | | | | | | | | |
| | 16 | | ! | 56 | | | 96 | _ | | D6 | |
| | 17 | | | 57 | | | 97 | | MUN/ 000 | D7 | B147 |
| | 18 | | | 58 | | | 98 | | MUX_CR0 | D8 | RW |
| | 19 | | | 59 | | | 99 | | MUX_CR1 | D9 | RW |
| | 1A | | | 5A | | | 9A | | MUX_CR2 | DA | RW |
| | 1B | | | 5B | | | 9B | | MUX_CR3 | DB | RW |
| | 1C | | | 5C | | | 9C | | | DC | |
| | 1D | | | 5D | | | 9D | | | DD | |
| | 1E | | | 5E | | | 9E | | OSC_CR4 | DE | RW |
| | 1F | | | 5F | | | 9F | | OSC_CR3 | DF | RW |
| CSCNT_CR1 | 20 | RW | CSCLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| CSCNT_CR2 | 21 | RW | CSCLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| CSCNT_CR3 | 22 | RW | | 62 | | | A2 | | OSC_CR2 | E2 | RW |
| | 23 | | CSREF_CR2 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| CSMOD0_CR1 | 24 | RW | CSCMP_CR7 | 64 | RW | | A4 | | VLT_CMP | E4 | R |
| CSMOD0_CR2 | 25 | RW | | 65 | | | A5 | | | E5 | |
| CSMOD0_CR3 | 26 | RW | CSREF_CR3 | 66 | RW | | A6 | | CSREF_CR4 | E6 | RW |
| | 27 | | CSCMP_CR8 | 67 | RW | | A7 | | | E7 | |
| CSMOD1_CR1 | 28 | RW | | 68 | | | A8 | | IMO_TR | E8 | W |
| CSMOD1_CR2 | 29 | RW | | 69 | | | A9 | | ILO_TR | E9 | W |
| CSMOD1_CR3 | 2A | RW | | 6A | | | AA | | BDG_TR | EA | RW |
| 23027_01.0 | 2B | | CSCLK CR2 | 6B | RW | | AB | | ECO_TR | EB | W |
| LDB0_FN | 2C | RW | TMP_DR0 | 6C | RW | . | AC | | | EC | ** |
| LDB0_IN | 2D | RW | TMP_DR1 | 6D | RW | | AD | — | | ED | |
| LDB0_IN | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| FPB0_00 | 2E 2F | IZVV | TMP_DR2 TMP_DR3 | 6F | RW | | AF | | | EF | |
| | 30 | | I IVIT_DRO | | IZ VV | RDI0RI | | RW | | | |
| | | 1 | | 70 | ļ | | B0 | | | F0 | |
| | 31 | | | 71 | | RDI0SYN | B1 | RW | | F1 | 1 |
| | 32 | | | 72 | | RDIOIS | B2 | RW | | F2 | |
| | 33 | | | 73 | | RDIOLTO | B3 | RW | | F3 | |
| | 34 | | | 74 | | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | | | 75 | | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | | | 76 | | RDI0RO1 | B6 | RW | | F6 | |
| | 37 | | | 77 | | | B7 | | CPU_F | F7 | RL |
| | 38 | | | 78 | | | B8 | | | F8 | |
| | 39 | | | 79 | | | B9 | | | F9 | |
| | | | | 7A | Ì | | BA | | | FA | İ |
| | 3A | | | | | | | | | | |
| | | | | 7B | | | BB | | | FB | |
| | 3A | | | | | | | | | | |
| | 3A 3B | | | 7B | | | ВВ | | | FB | |
| | 3A 3B 3C | | | 7B 7C | | | BB BC | | CPU_SCR1 | FB FC | # |

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 6. Absolute Maximum Ratings

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------------|---|-------------------------|-----|-------------------------|-------|--|
| T _{STG} | Storage temperature | - 55 | +25 | +125 | °C | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ±25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash _{DR} electrical specification in Table 13 on page 17. Maximum combined storage and operational time at +125 °C is 7000 hours. |
| Т _{ВАКЕТЕМР} | Bake temperature | - | 125 | See package label | °C | |
| t _{BAKETIME} | Bake time | See package label | _ | 72 | Hours | |
| T _A | Ambient temperature with power applied | -40 | _ | +125 | °C | |
| V_{DD} | Supply voltage on V _{DD} relative to V _{SS} | -0.5 | _ | +6.0 | V | |
| V _{IO} | DC input voltage | V _{SS} - 0.5 | _ | V _{DD} + 0.5 | V | |
| V_{IOZ} | DC voltage applied to tristate | V _{SS} - 0.5 | _ | V _{DD} + 0.5 | V | |
| I _{MIO} | Maximum current into any port pin | -25 | _ | +50 | mA | |
| ESD | Electrostatic discharge (ESD) voltage | 2000 | _ | _ | V | Human body model ESD. |
| LU | Latch-up current | _ | _ | 200 | mA | |

Operating Temperature

Table 7. Operating Temperature

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------|----------------------|-----|-----|------|-------|--|
| T _A | Ambient temperature | -40 | _ | +125 | °C | |
| TJ | Junction temperature | -40 | - | +135 | | The temperature rise from ambient to junction is package specific. See Table 24 on page 30. The user must limit the power consumption to comply with this requirement. |



Electrical Specifications

This section presents the DC and AC electrical specifications of the automotive CY8C21x12 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at http://www.cypress.com.

Specifications are valid for $-40~^{\circ}\text{C} \le T_{A} \le 125~^{\circ}\text{C}$ and $T_{J} \le 135~^{\circ}\text{C}$ as specified, except where noted. Refer to Table 14 on page 18 for the electrical specifications for the IMO using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency





Figure 6. IMO Frequency Trim Options





DC Electrical Characteristics

DC Chip-Level Specifications

Table 8 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{A} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{TA} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 8. DC Chip-Level Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------|--|------|------|------|-------|--|
| V_{DD} | Supply voltage | 3 | _ | 5.25 | V | See Table 12 on page 16. |
| I _{DD} | Supply current, IMO = 24 MHz | - | 4 | 8 | mA | Conditions are $V_{DD}=5.25$ V, -40 °C \leq T _A \leq 125 °C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz. |
| I _{DD3} | Supply current, IMO = 24 MHz | - | 4 | 8 | mA | Conditions are V_{DD} = 3.3 V, -40 °C ≤ TA ≤ 125 °C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz. |
| I _{SB} | Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active. Mid temperature range. | _ | 5 | 12 | μА | $V_{DD} = 5.25 \text{ V}, -40 \text{ °C} \le T_A \le 55 \text{ °C}.$ |
| I _{SBH} | Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active. High temperature range. | - | 5 | 100 | μА | $V_{DD} = 5.25 \text{ V}, 55 \text{ °C} \le T_A \le 125 \text{ °C}.$ |
| V_{REF} | Reference voltage (Bandgap) | 1.25 | 1.30 | 1.35 | V | |

DC GPIO Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{A} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{TA} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9. DC GPIO Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------|-----------------------------------|-----------------------|-----|------|-------|---|
| R _{PU} | Pull-up resistor | 4 | 5.6 | 8 | kΩ | |
| R _{PD} | Pull-down resistor | 4 | 5.6 | 8 | kΩ | Also applies to the internal pull-down resistor on the XRES pin |
| V _{OH} | High output level | V _{DD} – 1.0 | - | _ | V | I_{OH} = 10 mA, V_{DD} = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). |
| V _{OL} | Low output level | - | - | 0.75 | V | I_{OL} = 25 mA, V_{DD} = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). |
| I _{OH} | High level source current | 10 | _ | _ | mA | $V_{OH} \ge V_{DD} - 1.0 \text{ V}$, see the limitations of the total current in the note for V_{OH} . |
| I _{OL} | Low level sink current | 25 | - | _ | mA | $V_{OL} \le 0.75$ V, see the limitations of the total current in the note for V_{OL} . |
| V_{IL} | Input low level | _ | _ | 0.8 | V | |
| V_{IH} | Input high level | 2.1 | _ | | V | |
| V_{H} | Input hysteresis | _ | 60 | - | mV | |
| I _{IL} | Input leakage (absolute value) | - | 1 | _ | nA | Gross tested to 1 μA. |
| C _{IN} | Capacitive load on pins as input | _ | 3.5 | 10 | pF | Package and pin dependent. T _A = 25 °C. |
| C _{OUT} | Capacitive load on pins as output | _ | 3.5 | 10 | pF | Package and pin dependent. T _A = 25 °C. |

Document Number: 001-81890 Rev. *B



DC Operational Amplifier Specifications

Table 10 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T_A ≤ 125 °C or 3.0 V to 3.6 V and -40 °C ≤ TA ≤ 125 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 10. DC Operational Amplifier Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------------------|--|-----|-----|---------------------|-------|---|
| V _{OSOA} | Input offset voltage (absolute value) | - | 2.5 | 15 | mV | |
| TCV _{OSOA} | Average input offset voltage drift | _ | 10 | _ | μV/°C | |
| I _{EBOA} ^[6] | Input leakage current (Port 0 analog pins) | _ | 200 | _ | рА | Gross tested to 1 μA. |
| C _{INOA} | Input capacitance (Port 0 analog pins) | _ | 4.5 | 9.5 | pF | Package and pin dependent. T _A = 25 °C. |
| V_{CMOA} | Common mode voltage range | 0.0 | _ | V _{DD} – 1 | V | |
| G _{OLOA} | Open loop gain | _ | 80 | _ | dB | |
| I _{SOA} | Amplifier supply current | - | 10 | 100 | μА | |

DC Analog Mux Bus Specifications

Table 11 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T_A ≤ 125 °C or 3.0 V to 3.6 V and -40 °C ≤ TA ≤ 125 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 11. DC Analog Mux Bus Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------|---|-----|-----|-----|-------|-------|
| 344 | Switch resistance to common analog bus | - | - | 400 | Ω | |
| טט | Resistance of initialization switch to V_{DD} | - | - | 800 | Ω | |

DC POR and LVD Specifications

Table 12 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T_A ≤ 125 °C or 3.0 V to 3.6 V and -40 °C ≤ TA ≤ 125 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 12. DC POR and LVD Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------|-------------------------------------|------|------|---------------------|-------|---|
| | V _{DD} value for PPOR trip | | | | | V _{DD} must be greater than or equal |
| V_{PPOR0} | PORLEV[1:0] = 00b | _ | 2.36 | 2.40 | V | to 2.5 V during startup, reset from |
| V _{PPOR1} | PORLEV[1:0] = 01b | _ | 2.82 | 2.95 | V | the XRES pin, or reset from |
| V _{PPOR2} | PORLEV[1:0] = 10b | _ | 4.55 | 4.70 | V | watchdog. |
| | V _{DD} value for LVD trip | | | [7] | | |
| V_{LVD0} | VM[2:0] = 000b | 2.40 | 2.45 | 2.51 ^[7] | V | |
| V_{LVD1} | VM[2:0] = 001b | 2.85 | 2.92 | 2.99 ^[8] | V | |
| V_{LVD2} | VM[2:0] = 010b | 2.95 | 3.02 | 3.09 | V | |
| V_{LVD3} | VM[2:0] = 011b | 3.06 | 3.13 | 3.20 | V | |
| V_{LVD4} | VM[2:0] = 100b | 4.37 | 4.48 | 4.55 | V | |
| V _{LVD5} | VM[2:0] = 101b | 4.50 | 4.64 | 4.75 | V | |
| V _{LVD6} | VM[2:0] = 110b | 4.62 | 4.73 | 4.83 | V | |
| V _{LVD7} | VM[2:0] = 111b | 4.71 | 4.81 | 4.95 | V | |

- 6. Atypical behavior: I_{EBOA} of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 pA.
- 7. Always greater than 50 mV above V_{PPOR0} (PORLEV[1:0] = 00b) for falling supply. 8. Always greater than 50 mV above V_{PPOR1} (PORLEV[1:0] = 01b) for falling supply.



DC Programming Specifications

Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 125 °C or 3.0 V to 3.6 V and -40 °C \leq TA \leq 125 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 13. DC Programming Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------------|---|---------------------|-----|-----------------|-------|--|
| V_{DDP} | V _{DD} for programming and erase | 4.5 | 5 | 5.5 | V | This specification applies to the functional requirements of external programmer tools |
| V_{DDLV} | Low V _{DD} for verify | 3 | 3.1 | 3.2 | V | This specification applies to the functional requirements of external programmer tools |
| V_{DDHV} | High V _{DD} for verify | 5.1 | 5.2 | 5.3 | V | This specification applies to the functional requirements of external programmer tools |
| V _{DDIWRITE} | Supply voltage for flash write operation | 3 | _ | 5.25 | V | This specification applies to this device when it is executing internal flash writes |
| I _{DDP} | Supply current during programming or verify | _ | 5 | 25 | mA | |
| V _{ILP} | Input low voltage during programming or verify | _ | _ | 0.8 | V | |
| V _{IHP} | Input high voltage during programming or verify | 2.2 | _ | _ | V | |
| I _{ILP} | Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify | - | _ | 0.2 | mA | Driving internal pull-down resistor. |
| I _{IHP} | Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify | - | _ | 1.5 | mA | Driving internal pull-down resistor. |
| V _{OLV} | Output low voltage during programming or verify | _ | _ | 0.75 | V | |
| V _{OHV} | Output high voltage during programming or verify | V _{DD} – 1 | - | V _{DD} | V | |
| Flash _{ENPB} | Flash endurance (per block) [9] | 100 | _ | _ | - | Erase/write cycles per block. |
| Flash _{ENT} | Flash endurance (total) [9, 10] | 12,800 | - | _ | _ | Erase/write cycles. |
| Flash _{DR} | Flash data retention [11] | 15 | _ | _ | Years | |

For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

^{10.} The maximum total number of allowed erase/write cycles is the minimum Flash_{ENPB} value multiplied by the number of flash blocks in the device. 11. Flash data retention based on the use condition of \leq 7000 hours at $T_A \leq$ 125 °C and the remaining time at $T_A \leq$ 65 °C.



AC Electrical Characteristics

AC Chip-Level Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le TA \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 14. AC Chip-Level Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------------------------|--|----------------------|-----|----------------------|-------|---|
| F _{IMO24} | IMO frequency for 24 MHz | 22.8 ^[12] | 24 | 25.2 ^[12] | MHz | Trimmed using factory trim values. See Figure 6 on page 14. SLIMO mode = 0. |
| F _{IMO6} | IMO frequency for 6 MHz | 5.5 ^[12] | 6 | 6.5 ^[12] | MHz | Trimmed using factory trim values. See Figure 6 on page 14. SLIMO mode = 1. |
| F _{CPU1} | CPU frequency (5 V V _{DD} nominal) | 0.09 ^[12] | 12 | 12.6 ^[12] | MHz | SLIMO mode = 0. |
| F _{BLK5} | Digital PSoC block frequency (5 V V _{DD} nominal) | 0 | 24 | 25.2 ^[12] | MHz | Refer to Table 17 on page 20. |
| F _{BLK33} | Digital PSoC block frequency (3.3 V V _{DD} nominal) | 0 | 24 | 25.2 ^[12] | MHz | Refer to Table 17 on page 20. |
| F _{32K1} | ILO frequency | 15 | 32 | 64 | kHz | This specification applies when the ILO has been trimmed. |
| F _{32KU} | ILO untrimmed frequency | 5 | _ | 100 | kHz | After a reset and before the M8C processor starts to execute, the ILO is not trimmed. |
| t _{XRST} | External reset pulse width | 10 | _ | _ | μS | |
| DC24M | 24 MHz duty cycle | 40 | 50 | 60 | % | |
| DC _{ILO} | ILO duty cycle | 20 | 50 | 80 | % | |
| Step24M | 24 MHz trim step size | _ | 50 | _ | kHz | |
| F _{MAX} | Maximum frequency of signal on row input or row output. | _ | _ | 12.6 ^[12] | MHz | |
| SR _{POWERUP} | Power supply slew rate | _ | _ | 250 | V/ms | V _{DD} slew rate during power up. |
| t _{POWERUP} | Time between end of POR state and CPU code execution | _ | 16 | 100 | ms | Power-up from 0 V. |
| t _{JIT_IMO} ^[13] | 24 MHz IMO cycle-to-cycle jitter (RMS) | - | 200 | 700 | ps | |
| | 24 MHz IMO long term N cycle-to-cycle jitter (RMS) | _ | 300 | 900 | | N = 32 |
| | 24 MHz IMO period jitter (RMS) | _ | 100 | 400 | | |

Accuracy derived from Internal Main Oscillator with appropriate trim for V_{DD} range.
 Refer to Cypress Jitter Specifications document, Understanding Datasheet Jitter Specifications for Cypress Timing Products, for more information.



AC GPIO Specifications

Table 15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{A} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{TA} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 15. AC GPIO Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|---|-----|-----|----------------------|-------|--------------------|
| F _{GPIO} | GPIO operating frequency | 0 | _ | 12.6 ^[14] | MHz | Normal Strong Mode |
| t _{RISEF33} | Rise time, normal strong mode, | 2 | _ | 30 | ns | 10% to 90% |
| t _{RISEF5} | Cload = 50 pF | 2 | _ | 22 | | |
| t _{FALLF33} | Fall time, normal strong mode, | 2 | _ | 30 | ns | 10% to 90% |
| t _{FALLF5} | Cload = 50 pF | 2 | _ | 22 | | |
| t _{RISES} | Rise time, slow strong mode, Cload = 50 pF | 7 | 27 | - | ns | 10% to 90% |
| t _{FALLS} | Fall time, slow strong mode, Cload = 50 pF | 7 | 22 | _ | ns | 10% to 90% |

GPIO
Pin
Output
Voltage

trisef
trises
triality

Figure 7. GPIO Timing Diagram

AC Operational Amplifier Specifications

Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{TA} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 16. AC Operational Amplifier Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------|--|-----|-----|-----|-------|-------|
| COIVII | Comparator mode response time, 50 mV overdrive | - | ı | 150 | ns | |

Note

14. Accuracy derived from Internal Main Oscillator with appropriate trim for V_{DD} range.



AC Digital Block Specifications

Table 17 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le TA \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 17. AC Digital Block Specifications

| Function | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|--------------------|-----|----------------------|-------|---|
| All functions | Block input clock frequency | - | - | 25.2 ^[15] | MHz | |
| Timer | Input clock frequency | | l . | | 1 | |
| | No capture | _ | _ | 25.2 ^[15] | MHz | |
| | With capture | _ | _ | 25.2 ^[15] | MHz | |
| | Capture pulse width | 50 ^[16] | - | _ | ns | |
| Counter | Input clock frequency | | l . | | 1 | |
| | No enable input | _ | _ | 25.2 ^[15] | MHz | |
| | With enable input | _ | _ | 25.2 ^[15] | MHz | |
| | Enable input pulse width | 50 ^[16] | _ | _ | ns | |
| Dead Band | Kill pulse width | | l . | | 1 | |
| | Asynchronous restart mode | 20 | _ | _ | ns | |
| | Synchronous restart mode | 50 ^[16] | _ | _ | ns | |
| | Disable mode | 50 ^[16] | _ | _ | ns | |
| | Input clock frequency | _ | - | 25.2 ^[15] | MHz | |
| CRCPRS (PRS Mode) | Input clock frequency | - | _ | 25.2 ^[15] | MHz | |
| CRCPRS (CRC Mode) | Input clock frequency | - | _ | 25.2 ^[15] | MHz | |
| SPIM | Input clock frequency | - | _ | 4.2 ^[15] | MHz | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS | Input clock (SCLK) frequency | _ | _ | 2.1 ^[15] | MHz | The input clock is the SPI SCLK in SPIS mode. |
| | Width of SS_ negated between transmissions | 50 ^[16] | _ | - | ns | |
| Transmitter | Input clock frequency | - | _ | 8.4 ^[15] | MHz | The baud rate is equal to the input clock frequency divided by 8. |
| Receiver | Input clock frequency | - | _ | 25.2 ^[15] | MHz | The baud rate is equal to the input clock frequency divided by 8. |

Notes

^{15.} Accuracy derived from IMO with appropriate trim for $\ensuremath{V_{DD}}$ range.

^{16.50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



AC External Clock Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 18. AC External Clock Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|------------------------|-------|-----|-------|-------|-------|
| F _{OSCEXT} | Frequency | 0.093 | _ | 24.24 | MHz | |
| _ | High period | 20.6 | - | 5300 | ns | |
| _ | Low period | 20.6 | _ | _ | ns | |
| _ | Power-up IMO to switch | 150 | _ | - | μS | |

AC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125~^{\circ}\text{C}$ or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{TA} \le 125~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 19. AC Programming Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|--|-----|-----|---------------------|-------|-----------------------|
| t _{RSCLK} | Rise time of SCLK | 1 | _ | 20 | ns | |
| t _{FSCLK} | Fall time of SCLK | 1 | _ | 20 | ns | |
| t _{SSCLK} | Data setup time to falling edge of SCLK | 40 | _ | _ | ns | |
| t _{HSCLK} | Data hold time from falling edge of SCLK | 40 | _ | _ | ns | |
| F _{SCLK} | Frequency of SCLK | 0 | _ | 8 | MHz | |
| t _{ERASEB} | Flash erase time (block) | _ | 10 | 40 [17] | ms | |
| t _{WRITE} | Flash block write time | _ | 40 | 160 ^[17] | ms | |
| t _{DSCLK} | Data Out delay from falling edge of SCLK | _ | _ | 50 | ns | |
| t _{PRGH} | Total flash block program time (t _{ERASEB} + t _{WRITE}), hot | _ | _ | 100 ^[17] | ms | T _J ≥ 0 °C |
| t _{PRGC} | Total flash block program time (t _{ERASEB} + t _{WRITE}), cold | - | _ | 200 [17] | ms | T _J < 0 °C |

Note

^{17.} For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.




AC I²C Specifications

Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T_A ≤ 125 °C or 3.0 V to 3.6 V and -40 °C ≤ TA ≤ 125 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 20. AC Characteristics of the I²C SDA and SCL Pins

| Symbol | Decerintian | Standa | rd Mode | Fast | Mode | Units | Notes |
|-----------------------|--|--------|---------------------|---------------------|---------------------|-------|-------|
| Symbol | Description - | Min | Max | Min | Max | Units | Notes |
| F _{SCLI2C} | SCL clock frequency | 0 | 100 ^[18] | 0 | 400 ^[18] | kHz | |
| t _{HDSTAI2C} | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4.0 | _ | 0.6 | _ | μS | |
| t _{LOWI2C} | LOW period of the SCL clock | 4.7 | _ | 1.3 | _ | μS | |
| t _{HIGHI2C} | HIGH period of the SCL clock | 4.0 | _ | 0.6 | _ | μS | |
| t _{SUSTAI2C} | Setup time for a repeated START condition | 4.7 | - | 0.6 | - | μS | |
| t _{HDDATI2C} | Data hold time | 0 | _ | 0 | _ | μS | |
| t _{SUDATI2C} | Data setup time | 250 | _ | 100 ^[19] | _ | ns | |
| t _{SUSTOI2C} | Setup time for STOP condition | 4.0 | _ | 0.6 | _ | μS | |
| t _{BUFI2C} | Bus free time between a STOP and START condition | 4.7 | - | 1.3 | - | μS | |
| t _{SPI2C} | Pulse width of spikes are suppressed by the input filter. | - | _ | 0 | 50 | ns | |

Figure 8. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes

^{18.} F_{SCLI2C} is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F_{SCLI2C} specification adjusts accordingly

19. A Fast-Mode I²C-bus device can be used in a Standard-Mode I²C-bus system, but the requirement t_{SUDATI2C} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SUDATI2C} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Development Tool Selection

This section presents the development tools available for the CY8C21x12 family.

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store. The online store also has the most up-to-date information on kit contents, descriptions, and availability.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface allows you to run, halt, and single step the processor, and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

CY3280-BK1

The CY3280-BK1 Universal CapSense Control Kit is designed for easy prototyping and debug of CapSense designs with pre-defined control circuitry and plug-in hardware. The kit comes

with a control boards for CY8C20x34 and CY8C21x34 devices as well as a breadboard module and a button(5)/slider module.

The CY8C21x34 on-chip debugger device that is part of this kit is capable of emulating CY8C21x12 devices as well. Therefore, this kit can be used to evaluate and develop projects for CY8C21x12 devices.

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-21X34 Evaluation Pod (EvalPod)

The CY3210-21X34 PSoC EvalPods are pods that connect to the ICE in-circuit emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-21X34 provides evaluation of the CY8C21x34 PSoC device family.

The CY8C21x34 on-chip debugger device that is part of this kit is capable of emulating CY8C21x12 devices as well. Therefore, this kit can be used to evaluate CY8C21x12 devices.

Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



Accessories (Emulation and Programming)

Table 21. Emulation and Programming Accessories

| Part Number | Pin Package | Pod Kit [20] | Foot Kit [21] | Adapter [22] |
|------------------|-------------|--------------|------------------|---------------------------|
| CY8C21312-12PVXE | 20-pin SSOP | CY3250-21X34 | CY3250-20SSOP-FK | Adapters are available at |
| CY8C21512-12PVXE | 28-pin SSOP | CY3250-21X34 | CY3250-28SSOP-FK | http://www.emulation.com. |

^{20.} Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

^{21.} Foot kit includes surface mount feet that can be soldered to the target PCB.
22. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are available at http://www.emulation.com.




Ordering Information

The following table lists the CY8C21x12 PSoC device's key package features and ordering codes.

Table 22. PSoC Device Key Features and Ordering Information

| Package | Ordering Code | Flash (Bytes) | SRAM (Bytes) | Temperature Range | Limited Digital Blocks | CapSense Blocks | Digital I/O Pins | Analog Inputs | Analog Outputs | XRES Pin |
|--|-------------------|------------------|-----------------|----------------------|---------------------------|-----------------|---------------------|------------------|-------------------|----------|
| 20-pin (210-Mil) SSOP | CY8C21312-12PVXE | 8 K | 512 | -40 °C to +125 °C | 1 | 1 | 16 | 16 | 0 | Yes |
| 20-pin (210-Mil) SSOP (Tape and Reel) | CY8C21312-12PVXET | 8 K | 512 | -40 °C to +125 °C | 1 | 1 | 16 | 16 | 0 | Yes |
| 28-pin (210-Mil) SSOP | CY8C21512-12PVXE | 8 K | 512 | –40 °C to +125 °C | 1 | 1 | 24 | 24 | 0 | Yes |
| 28-pin (210-Mil) SSOP (Tape and Reel) | CY8C21512-12PVXET | 8 K | 512 | -40 °C to +125 °C | 1 | 1 | 24 | 24 | 0 | Yes |

Ordering Code Definitions






Packaging Information

This section illustrates the packaging specifications for the CY8C21x12 PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

Packaging Dimensions

Figure 9. 20-pin SSOP (210 Mils) O20.21 Package Outline, 51-85077




51-85077 *E



Packaging Information (continued)

Figure 10. 28-pin SSOP (210 Mils) O28.21 Package Outline, 51-85079






Packaging Information (continued)

Tape and Reel Information

Figure 11. 20-pin SSOP (209 Mils) - Advantek Carrier Tape Drawing, 51-51101



51-51101 *C

NOTES:

1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2


2. CAMBER IN COMPLIANCE WITH EIA 481

3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE



Packaging Information (continued)

Figure 12. 28-pin SSOP (209 Mils) (C-Pak) Carrier Tape Drawing, 51-51100



- (1) Measured from centerline of sprocket hole to centerline of pocket.
- (2) Cumulative tolerance of 10 sprocket holes is \pm 0.10.
- (2) Cambature Grom centerline of sprocket holes is 1 0.10.
 (3) Measured from centerline of sprocket hole to centerline of pocket
 4 Moterial: Conductive Polystyrene
 5 Camber not to exceed 1mm in 100mm
 6 Supplier P/N: SSOP28-3 CL3 22B3 Lxx W16

51-51100 *C

Table 23. Tape and Reel Specifications

| Package | Cover Tape Width (mm) | Hub Size (inches) | Minimum Leading Empty Pockets | Minimum Trailing Empty Pockets | Standard Full Reel Quantity |
|-------------|-----------------------|-------------------|----------------------------------|-----------------------------------|--------------------------------|
| 20-pin SSOP | 13.3 | 4 | 42 | 25 | 2000 |
| 28-pin SSOP | 13.3 | 7 | 42 | 25 | 1000 |



Thermal Impedances

Table 24. Thermal Impedances per Package

| Package | Typical θ _{JA} ^[23] | Typical θ _{JC} |
|-------------|---|-------------------------|
| 20-pin SSOP | 117 °C/W | 41 °C/W |
| 28-pin SSOP | 96 °C/W | 39 °C/W |

Solder Reflow Specifications

Table 25 shows the solder reflow temperature limits that must not be exceeded.

Table 25. Solder Reflow Specifications

| Package | Maximum Peak Temperature (T _C) | Maximum Time above T _C – 5 °C | |
|-------------|---|--|--|
| 20-pin SSOP | 260 °C | 30 seconds | |
| 28-pin SSOP | 260 °C | 30 seconds | |



Reference Information

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)



Acronyms

Table 26 lists the acronyms that are used in this document.

Table 26. Acronyms Used in this Datasheet

| Acronym | Description | | | |
|-------------------|---|--|--|--|
| AC | alternating current | | | |
| AEC | automotive electronics council | | | |
| ADC | analog-to-digital converter | | | |
| API | application programming interface | | | |
| CPU | central processing unit | | | |
| CRC | cyclic redundancy check | | | |
| DAC | digital-to-analog converter | | | |
| DC | direct current or duty cycle | | | |
| DIP | dual in-line package | | | |
| EEPROM | electrically erasable programmable read only memory | | | |
| ESD | electrostatic discharge | | | |
| EXTCLK | external clock | | | |
| GPIO | general-purpose input/output | | | |
| GUI | graphical user interface | | | |
| I ² C | inter-integrated circuit | | | |
| ICE | in-circuit emulator | | | |
| IDE | integrated development environment | | | |
| ILO | internal low-speed oscillator | | | |
| IMO | internal main oscillator | | | |
| I/O | input/output | | | |
| ISSP | in-system serial programming | | | |
| LCD | liquid crystal display | | | |
| LED | light-emitting diode | | | |
| LVD | low voltage detect | | | |
| MCU | microcontroller unit | | | |
| MIPS | million instructions per second | | | |
| PCB | printed circuit board | | | |
| PDIP | plastic dual in-line package | | | |
| PLL | phase-locked loop | | | |
| POR | power-on reset | | | |
| PPOR | precision power-on reset | | | |
| PSoC [®] | programmable system-on-chip | | | |
| PWM | pulse width modulator | | | |
| SCL / SCLK | serial clock | | | |
| SDA | serial data | | | |
| SLIMO | slow internal main oscillator | | | |
| SPI | serial peripheral interface | | | |
| SRAM | static random access memory | | | |

Table 26. Acronyms Used in this Datasheet (continued)

| Acronym | Description | | |
|---------|---|--|--|
| SSOP | shrink small-outline package | | |
| UART | universal asynchronous receiver / transmitter | | |
| USB | universal serial bus | | |
| WDT | watchdog timer | | |
| XRES | external reset | | |

Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Table 27. Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| dB | decibel |
| KB | kilobyte |
| kbit | kilobit |
| kHz | kilohertz |
| kΩ | kilohm |
| MHz | megahertz |
| μΑ | microampere |
| μS | microsecond |
| μV | microvolt |
| mA | milliampere |
| ms | millisecond |
| mV | millivolt |
| nA | nanoampere |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| ps | picosecond |
| V | volt |
| W | watt |

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.



Glossary

active high

- 1. A logic signal having its asserted state as the logic 1 state.
- 2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital converter (ADC) A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.

Application programming interface (API) A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.



An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less crystal oscillator

sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus A bi-directional set of signals used by a computer to convey information from a memory location to the central

processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

A hardware and software system that allows you to analyze the operation of the system under development. A debugger

debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band A period of time when neither of two or more signals are in their active state or in transition.

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator,

pseudo-random number generator, or SPI.

digital-to-analog converter (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital converter (ADC) performs the reverse operation.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

An electrically programmable and erasable, non-volatile technology that provides you the programmability and flash

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

off.

flash block The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash

space that may be protected.

frequency The number of cycles or events per unit of time, for a periodic function.

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually gain

expressed in dB.

I²C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect

low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the V_{DD} supply voltage and pulled high with resistors.

The bus operates up to 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

A suspension of a process, such as the execution of a computer program, caused by an event external to that interrupt

process, and performed in such a way that the process can be resumed.

A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt service routine (ISR) interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends

with the RETI instruction, returning the device to the point in the program where it left normal program execution.



jitter

- 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
- 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low voltage detect A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked loop (PLL)

An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference

signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power-on reset (POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

rese

PSoC[®] Cypress Semiconductor's PSoC[®] is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied value.

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.



reset A means of bringing a system back to a known state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code,

operating from flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tristate A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level analog and digital PSoC blocks. User modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 V_{DD} A name for a power net meaning "voltage drain". The most positive power supply signal. Usually 5 V or 3.3 V.

V_{SS} A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Document History Page

| | Document Title: CY8C21312/CY8C21512, Automotive Extended PSoC [®] Programmable System-on-Chip™ Document Number: 001-81890 | | | | |
|------|--|--------------------|--------------------|--|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | |
| ** | 3705964 | MASJ | 08/09/2012 | New data sheet. | |
| *A | 4008934 | KAUL | 05/23/2013 | Updated PSoC Functional Overview (Updated The Digital System). Updated Electrical Specifications (Updated DC Electrical Characteristics (Updated DC Chip-Level Specifications (Updated Table 8), updated DC GPIO Specifications (Updated Table 9), updated DC Operational Amplifier Specifications, updated DC Analog Mux Bus Specifications, updated DC POR and LVD Specifications, updated DC Programming Specifications (Updated Table 13)), updated AC Electrical Characteristics (Updated AC Chip-Level Specifications (Updated Table 14), updated AC GPIO Specifications (Updated Table 15), updated AC Operational Amplifier Specifications, updated AC Digital Block Specifications (Updated Table 17), updated AC External Clock | |
| | | | | Specifications, updated AC Programming Specifications, updated AC I2C Specifications)). Updated Packaging Information: Updated Tape and Reel Information: spec 51-51101 – Changed revision from *B to *C. | |
| *B | 4265204 | JICG | 01/28/2014 | Removed 'CY3207ISSP In-System Serial Programmer (ISSP)' section. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.