

General Description

The AOTF10N50FD has been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low R_{DS(on)}, C_{iss} and C_{rss} along with guaranteed avalanche capability this part can be adopted quickly into new and existing offline power supply designs.


For Halogen Free add "L" suffix to part number: AOTF10N50FDL


Product Summary

 $\rm V_{\rm DS}$ 600V@150℃ I_D (at V_{GS} =10V) 10A $R_{DS(ON)}$ (at V_{GS} =10V) < 0.75Ω

100% UIS Tested 100% R_g Tested







| Ratings T _A =25°C unles | s otherwise noted | | |
|---|--|--|--|
| Parameter | | AOTF10N50FD | Units |
| Drain-Source Voltage | | 500 | V |
| Gate-Source Voltage | | ±30 | V |
| T _C =25°C | | 10* | |
| T _C =100°C | 'D | 6* | Α |
| Pulsed Drain Current C | | 33 | |
| | I _{AR} | 3.8 | А |
| Repetitive avalanche energy ^C | | 216 | mJ |
| Single pulsed avalanche energy ^G | | 433 | mJ |
| lv/dt | dv/dt | 5 | V/ns |
| T _C =25°C | D. | 50 | W |
| Derate above 25°C | ' D | 0.4 | W/ °C |
| Junction and Storage Temperature Range | | -55 to 150 | °C |
| rature for soldering | | | |
| purpose, 1/8" from case for 5 seconds | | 300 | °C |
| tics | | | • |
| rameter | Symbol | AOT10N50FD | Units |
| Maximum Junction-to-Ambient A,D | | 65 | °C/W |
| Maximum Junction-to-Case | | 2.5 | °C/W |
| | T _C =25°C T _C =100°C energy ^C the energy ^G dv/dt T _C =25°C Derate above 25°C Temperature Range rature for soldering se for 5 seconds tics rameter Ambient AD | Symbol V _{DS} V _{GS} V _{DS} V _{DS} V _{DS} V _{DS} V _{DS} V _D V _D | V _{DS} 500 V _{GS} ±30 T _C =25°C 10* T _C =100°C 6* I _{DM} 33 I _{AR} 3.8 energy C E _{AR} 216 the energy G E _{AS} 433 the energy G E _{AS} 433 the energy G E _{AS} 50 the energy G 50 the energy G |

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units | | | |
|---------------------------|---|--|-----|------|------|-------|--|--|--|
| STATIC PARAMETERS | | | | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | I_D =10mA, V_{GS} =0V, T_J =25°C | 500 | | | | | | |
| | | I_D =10mA, V_{GS} =0V, T_J =150°C | | 600 | | V | | | |
| BV _{DSS} /∆TJ | Breakdown Voltage Temperature Coefficient | I _D =10mA, V _{GS} =0V | | 0.56 | | V/°C | | | |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} =500V, V _{GS} =0V | | | 10 | | | | |
| | | V _{DS} =400V, T _J =125°C | | | 100 | μΑ | | | |
| I _{GSS} | Gate-Body leakage current | V_{DS} =0V, V_{GS} =±30V | | | ±100 | nA | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | V _{DS} =5V, I _D =250μA | 2.5 | 3.1 | 4.2 | V | | | |
| R _{DS(ON)} | Static Drain-Source On-Resistance | V _{GS} =10V, I _D =5A | | 0.6 | 0.75 | Ω | | | |
| g _{FS} | Forward Transconductance | V _{DS} =40V, I _D =5A | | 10 | | S | | | |
| V_{SD} | Diode Forward Voltage | I _S =10A,V _{GS} =0V | | 0.93 | 1.6 | V | | | |
| Is | Maximum Body-Diode Continuous Current | | | | 10 | Α | | | |
| I _{SM} | Maximum Body-Diode Pulsed Current | | | | 33 | Α | | | |
| DYNAMIC | PARAMETERS | | | | | | | | |
| C _{iss} | Input Capacitance | | 820 | 1030 | 1240 | pF | | | |
| C _{oss} | Output Capacitance | V _{GS} =0V, V _{DS} =25V, f=1MHz | 75 | 112 | 150 | pF | | | |
| C _{rss} | Reverse Transfer Capacitance | | 5 | 10 | 15 | pF | | | |
| R_g | Gate resistance | V _{GS} =0V, V _{DS} =0V, f=1MHz | 1.7 | 3.4 | 5.2 | Ω | | | |
| SWITCHI | NG PARAMETERS | • | • | • | • | | | | |
| Q_g | Total Gate Charge | V _{GS} =10V, V _{DS} =400V, I _D =10A | 20 | 26 | 35 | nC | | | |
| Q_{gs} | Gate Source Charge | | | 4.8 | | nC | | | |
| Q_{gd} | Gate Drain Charge | | | 9.5 | | nC | | | |
| t _{D(on)} | Turn-On DelayTime | | | 24 | | ns | | | |
| t _r | Turn-On Rise Time | V_{GS} =10V, V_{DS} =250V, I_{D} =10A, | | 65 | | ns | | | |
| t _{D(off)} | Turn-Off DelayTime | $R_G=25\Omega$ | | 69 | | ns | | | |
| t_f | Turn-Off Fall Time | 7 | | 50 | | ns | | | |
| t _{rr} | Body Diode Reverse Recovery Time | I _F =10A,dI/dt=100A/μs,V _{DS} =100V | | 116 | 190 | ns | | | |
| Q _{rr} | Body Diode Reverse Recovery Charge | e I _F =10A,dI/dt=100A/μs,V _{DS} =100V | | 0.3 | 0.6 | μС | | | |

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_{A}$ =25 $^{\circ}$ C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150°C, Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.

D. The R $_{\theta JA}$ is the sum of the thermal impedance from junction to case R $_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150°C. The SOA curve provides a single pulse rating.

G. L=60mH, I_{AS} =3.8A, V_{DD} =150V, R_{G} =25 Ω , Starting T_{J} =25 $^{\circ}$ C



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 9: Maximum Forward Biased Safe Operating Area for AOTF10N50FD (Note F)





Figure 11: Normalized Maximum Transient Thermal Impedance for AOTF10N50FD (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Trr (nS)
Figure 12: Diode Recovery Characteristics





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

