

High Performance Regulators for PCs

Switching Regulator for DDR-SDRAM Cores



BD9535MUV No.10030EBT34

Description

BD9535MUV is a 2ch switching regulator controller with high output current which can achieve low output voltage (0.7V~2.0V) from a wide input voltage range (4.5V~25V). High efficiency for the switching regulator can be realized by utilizing an external N-MOSFET power transistor. A new technology called H³RegTM is a Rohm proprietary control method to realize ultra high transient response against load change. SLLMTM (Simple Light Load Mode) technology is also integrated to improve efficiency in light load mode, providing high efficiency over a wide load range. For the soft start/stop function, variable frequency function, short circuit protection function with timer latch, and tracking function are all built in. This 2ch switching regulator is specially designed for Chipset and Front Side Bus.

Features

- 1) 2ch H³REGTM Switching Regulator Controller
- 2) Light Load Mode and Continuous Mode Changeable
- 3) Thermal Shut Down (TSD), Under Voltage LockOut (UVLO), Over Current (detect the peak current) Protection (OCP), Over Voltage Protection (OVP), Short circuit protection with built-in timer-latch
- 4) Soft start function to minimize rush current during startup
- 5) Switching Frequency Variable (f=200KHz~600kHz)
- 6) VQFN032V5050 package
- 7) Built-in Power good circuit
- 8) Adjustable to chip set spec by tracking function

Applications

Laptop PC, Desktop PC, LCD-TV, Digital Components

●Maximum Absolute Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Input Voltage 1	Vcc	7 *1	V
Input Voltage 2	V _{DD}	7 *1	V
Input Voltage 3	V _{IN}	30 *1	V
BOOT Voltage	V _{BOOT1/2}	35 ^{*1}	V
BOOT-SW Voltage	V _{BOOT1} -V _{SW1} , V _{BOOT2} -V _{SW2}	7 *1	V
HG-SW Voltage	V _{HG1} -V _{SW1} , V _{HG2} -V _{SW2}	7 *1	V
LG Voltage	V _{LG1/2}	V_{DD}	V
Setting for Output Voltage	V _{REF1/2}	Vcc	V
Output voltage	V _{Is+1/2} , V _{Is-1/2}	V _{CC}	V
SS Voltage	V _{SS1/2}	Vcc	V
FS Voltage	V _{FS}	Vcc	V
VREG voltage	V _{REG}	Vcc	V
Current Limit setting Voltage	V _{ILIM1/2}	Vcc	V
Logic Input Voltage	V _{EN1/2}	7 *1	V
PGOOD Voltage	V _{PGOOD1/2}	7 *1	V
CE Voltage	V _{CE1/2}	7 *1	V
Power dissipation	Pd	T.B.D	W
Operating Temperature Range	Topr	-10~+100	°C
Storage Temperature Range	Tstg	-55 ~ +150	°C
Junction Temperature	Tjmax	+150	°C

^{*1} Not to exceed Pd.

●Operating Conditions (Ta=25°C)

Demonstra	O make al	Rat	11.34		
Parameter	Symbol	Min.	Max.	Unit	
Input Voltage 1	V _{CC}	4.5	5.5	V	
Input Voltage 2	V_{DD}	4.5	5.5	V	
Input Voltage 3	V _{IN}	3.0	28	V	
BOOT Voltage	V _{BOOT1/2}	4.5	30	V	
SW Voltage	V _{SW1/2}	-2	33	V	
BOOT-SW Voltage	V_{HG1} - V_{SW1} , V_{HG2} - V_{SW2}	4.5	5.5	V	
Logic Input Voltage	V _{EN1/2}	0	5.5	V	
Setting Voltage for Output Voltage	V _{REF1/2}	0.7	2.0	V	
Is Input Voltage	$V_{Is+1/2}, V_{Is-1/2}$	0.7	2.0	V	
MIN ON time	tonmin	-	100	nsec	

[★] This product should not be used in a radioactive environment.

• Electrical Characteristics (unless otherwise noted, Ta=25°C V_{CC}=5V,V_{DD}=5V,V_{EN}=3V,V_{IN}=12V,V_{REF}=1.8V,R_{FS}=68kΩ)

[Whole Device] VCC bias current ICC ILCC ILLA VIN bias current IIN VCC standby current IIN IStb IIN IIN IIN IIN IIN IIN IIN I	Farameter	Symbol	Limits		Unit	Conditions	
VCC bias current Icc - 1.4 2.0 mA VIN bias current IIN - 200 400 μA VCC standby current Istb - - 20 μA V _{EN1=VEN2=0} V VIN standby current IIN_Stb - 20 40 μA V _{EN1=VEN2=0} V EN Low voltage 1,2 VEN_low1,2 GND - 0.8 V EN High voltage 1,2 (forced continuous mode) VENth_con1,2 2.3 - 3.8 V EN High voltage 1,2 (SLLM™ mode) VENth_sIlm1,2 4.2 - 5.5 V EN bias current 1,2 I _{EN1} ,2 - 7 10 μA VREG voltage V _{REG} 1,2 2.475 2.500 2.525 V I _{REG} =500μA Ta=-10~100% [Under voltage lock out block] V _{CC_UVLO} 4.1 4.3 4.5 V V _{CC} :Sweep up VCC hysteresis voltage dV _{CC} _UVLO 100 160 220 mV V _{CC} :Sweep do		Symbol	MIN.	TYP.	MAX.	Offic	Conditions
VIN bias current IIN - 200 400 μA VCC standby current Istb 20 μA V _{EN} 1=V _{EN} 2=0N VIN standby current IIN_Stb - 20 40 μA V _{EN} 1=V _{EN} 2=0N EN Low voltage 1,2 VEN_low1,2 GND - 0.8 V EN High voltage 1,2 (forced continuous mode) EN High voltage 1,2 (SLLM™ mode) VENth_con1,2 2.3 - 3.8 V EN bias current 1,2 VENth_sllm1,2 4.2 - 5.5 V EN bias current 1,2 VENth_sllm1,2 - 7 10 μA VREG voltage V _{REG} 1,2 2.475 2.500 2.525 V V _{REG} =500μA Ta=-10~100°C IUnder voltage lock out block] VCC threshold voltage V _{CC_UVLO} 4.1 4.3 4.5 V V _{CC} :Sweep up VCC hysteresis voltage	Device]				1		
VCC standby current Istb - 20 μA V _{EN} 1=V _{EN} 2=0V VIN standby current IIN_Stb - 20 40 μA V _{EN} 1=V _{EN} 2=0V EN Low voltage 1,2 VEN_low1,2 GND - 0.8 V EN High voltage 1,2 (forced continuous mode) EN High voltage 1,2 (SLLM TM mode) EN High voltage 1,2 (SLLM TM mode) EN bias current 1,2 VENth_sllm1,2 VENth_sllm1,2 VENth_sllm1,2 VENth_sllm2 - 7 10 μA VREG voltage VREG voltage VREG1,2 VCC threshold voltage VCC threshold voltage VCC hysteresis voltage VCC hysteresis voltage VCC hysteresis voltage VCC Sweep do	as current	Icc	-	1.4	2.0	mA	
VIN standby current IIN_Stb - 20 40 μA V _{EN} 1=V _{EN} 2=0N EN Low voltage 1,2 VEN_low1,2 GND - 0.8 V EN High voltage 1,2 (forced continuous mode) VENth_con1,2 2.3 - 3.8 V EN High voltage 1,2 (SLLM™ mode) VENth_sIlm1,2 4.2 - 5.5 V EN bias current 1,2 I _{EN} 1,2 - 7 10 μA VREG voltage V _{REG} 1,2 2.475 2.500 2.525 V I _{REG} =500μA Ta=-10~100°C [Under voltage lock out block] V _{CC_UVLO} 4.1 4.3 4.5 V V _{CC} :Sweep up VCC hysteresis voltage dV _{CC_UVLO} 100 160 220 mV V _{CC} :Sweep do	s current	IIN	-	200	400	μA	
EN Low voltage 1,2	andby current	Istb	-	-	20	μA	V _{EN} 1=V _{EN} 2=0V
EN High voltage 1,2 (forced continuous mode) EN High voltage 1,2 (SLLM TM mode) EN High voltage 1,2 (SLLM TM mode) EN bias current 1,2	ndby current	IIN_Stb	-	20	40	μA	V _{EN} 1=V _{EN} 2=0V
(forced continuous mode) VENth_contr,2 2.3 - 3.6 V EN High voltage 1,2 (SLLM TM mode) VENth_sllm1,2 4.2 - 5.5 V EN bias current 1,2 I _{EN} 1,2 - 7 10 μA VREG voltage V _{REG} 1,2 2.475 2.500 2.525 V I _{REG} =500μA Ta=-10~100°c [Under voltage lock out block] VCC threshold voltage V _{CC} _UVLO 4.1 4.3 4.5 V V _{CC} :Sweep up VCC hysteresis voltage dV _{CC} _UVLO 100 160 220 mV V _{CC} :Sweep do	voltage 1,2	VEN_low1,2	GND	-	0.8	V	
(SLLM [™] mode) VENtI¹_SIII11,2 4.2 - 5.3 V EN bias current 1,2 I _{EN} 1,2 - 7 10 μA VREG voltage V _{REG} 1,2 2.475 2.500 2.525 V I _{REG} =500μA Ta=-10~100°C [Under voltage lock out block] VCC threshold voltage V _{CC_UVLO} 4.1 4.3 4.5 V V _{CC} :Sweep up VCC hysteresis voltage dV _{CC_UVLO} 100 160 220 mV V _{CC} :Sweep do	voltage 1,2 continuous mode)	VENth_con1,2	2.3	-	3.8	V	
VREG voltage $V_{REG}1,2$ 2.475 2.500 2.525 V $I_{REG}=500\mu A$ $T_{a=-10}\sim100^{\circ}C$ [Under voltage lock out block] VCC threshold voltage V_{CC_UVLO} 4.1 4.3 4.5 V V_{CC} :Sweep up VCC hysteresis voltage V_{CC_UVLO} 100 160 220 mV V_{CC} :Sweep do	voltage 1,2 mode)	VENth_sllm1,2	4.2	-	5.5	V	
VREG Voltage VREG I, 2 2.473 2.500 2.325 V Ta=-10~100℃ [Under voltage lock out block] VCC threshold voltage VCC_UVLO 4.1 4.3 4.5 V Vcc:Sweep up VCC hysteresis voltage dVcc_UVLO 100 160 220 mV Vcc:Sweep do	current 1,2	I _{EN} 1,2	-	7	10	μΑ	
[Under voltage lock out block] VCC threshold voltage	oltage o	V _{REG} 1,2	2.475	2.500	2.525	V	I _{REG} =500μA Ta=-10~100°C ^{*2}
VCC hysteresis voltage dV _{CC} _UVLO 100 160 220 mV V _{CC} :Sweep do	/oltage lock out block]			1	l .		
	eshold voltage	V _{CC_UVLO}	4.1	4.3	4.5	V	V _{CC} :Sweep up
VIN threshold voltage V _{IN} _UVLO 2.4 2.6 2.8 V V _{IN} :Sweep up	steresis voltage	dV _{CC} _UVLO	100	160	220	mV	V _{CC} :Sweep down
	shold voltage	V _{IN} _UVLO	2.4	2.6	2.8	V	V _{IN} :Sweep up
VIN hysteresis voltage dV_{IN} _UVLO 100 160 220 mV V_{IN} :Sweep dov	teresis voltage	dV _{IN} _UVLO	100	160	220	mV	V _{IN} :Sweep down
VREG threshold voltage V _{REG} _UVLO 2.0 2.2 2.4 V V _{REG} :Sweep u	hreshold voltage	V _{REG} _UVLO	2.0	2.2	2.4	V	V _{REG} :Sweep up
VREG hysteresis voltage dV _{REG} _UVLO 100 160 220 mV V _{REG} :Sweep d	ysteresis voltage	dV _{REG} _UVLO	100	160	220	mV	V _{REG} :Sweep down
[Over Voltage Protection block]	oltage Protection block]			·		1	
VOUT threshold voltage 1,2 V_{OUT} OVP1,2 V_{REF} $V_$	nreshold voltage 1,2	V _{OUT} _OVP1,2				V	
[Power Good block]	Good block]			•			
V _{OUT} Power Good Low voltage 1,2		V _{PGOOD} _low1,2				V	
V _{OUT} Power Good High voltage 1,2		V _{PGOOD} _high1,2				V	_
Discharge ON resistance 1,2 Ron_PGOOD1,2 - 1.0 2.0 kΩ	ge ON resistance 1,2	Ron_ _{PGOOD} 1,2	-	1.0	2.0	kΩ	
Delay time 1,2 T _{PGOOD} 1,2 150 250 350 μsec	me 1,2	T _{PGOOD} 1,2	150	250	350	µsec	


^{*2} Designed guarantee

	cal Characteristics (unless otherwise noted, Ta=25°C V _{CC} =5V,V _{DD} =5V,V _{EN} =3V,V _{IN} =1					
Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Conditions
[H ³ REG [™] Control block]	T		1		ı	
ON Time1	t _{on1}	400	500	600	nsec	RFS=68kΩ
MAX ON Time 1	T _{onmax1}	2.5	3.0	3.5	µsec	
MIN OFF Time 1	T _{offmin1}	500	600	700	nsec	
ON Time 2	ton2	250	350	450	nsec	R_{FS} =68k Ω
MAX ON Time 2	T _{onmax2}	2.5	3.0	3.5	µsec	
MIN OFF Time 2	T _{offmin2}	500	600	700	nsec	
[FET Driver block]	1		1		I	
HG upper side ON resistance 1,2	R _{HG} hon1,2	-	3.0	6.0	Ω	
HG lower side ON resistance 1,2	R _{HG} lon1,2	-	2.0	4.0	Ω	
LG upper side ON resistance 1,2	R _{LG} hon1,2	-	2.0	4.0	Ω	
LG lower side ON resistance 1,2	R _{LG} lon1,2	-	0.5	1.0	Ω	
[Soft Start block]						
Charge current	I _{SS} _char1,2	1.5	2	2.5	μΑ	
Discharge current	I _{SS} _dis1,2	1.5	2	2.5	μA	
Discharge threshold voltage	V _{SS} _disth1,2	-	0.1	0.2	V	
Standby voltage	V _{SS} _STB1,2	-	-	50	mV	
[Current Limit block]						
Current limit threshold voltage 1_1,2	V _{Ilim1} 1,2	40	50	60	mV	V _{ILIM} =0.5V
Current limit threshold voltage 2_1,2	V _{Ilim2} 1,2	170	200	230	mV	V _{ILIM} =2.0V
Reflux current limit threshold voltage1_1,2	V _{Rellim1} 1,2	-60	-50	-40	mV	V _{ILIM} =0.5V
Reflux current limit threshold voltage2_1,2	V _{Rellim2} 1,2	-230	-200	-170	mV	V _{ILIM} =2.0V
[Output Voltage Sense block]		•			•	
V _i s offset voltage1,2	V _{IS_off} 1,2	V _{REF} -3m	V_{REF}	V _{REF} +3m	V	Ta=-10~100°C ^{*2}
REF bias current1,2	I _{REF} 1,2	-100	0	100	nA	
ls+ input current1,2	I _{Is+} 1,2	-100	0	100	nA	V _{Is+} =1.8V
Is- input current1,2	I _{Is-} 1,2	-100	0	100	nA	V _{Is-} =1.8V
[SCP block]						
Threshold voltage 1,2	Vthscp1,2	-	V _{REF} × 0.7	-	V	
Delay time 1,2	tscp1,2	0.7	1	1.3	msec	
*2 Designed guarantee	i	1	i .		i	


^{*2} Designed guarantee

Technical Note

Block Diagram



●Pin Configuration




●Pin Function Table


Pin Function Table							
PIN No.	PIN name	PIN function					
1	BOOT1	HG driver power supply pin 1					
2	CE1	Reactive pin 1 for lower ESR output capacitor					
3	PGOOD1	Power good signal output pin 1					
4	EN1	Enable input pin 1 (0~0.8V:OFF, 2.3~3.8V:continuous mode, 4.2~5.5V:SLLM™)					
5	SS1	Connective pin 1 of capacitor for soft start/soft stop					
6	ILIM1	Current limitsetting pin 1					
7	REF1	Output voltage setting pin 1					
8	VREG	Reference voltage inside IC (Output : 2.5V)					
9	FS	Resistance connective pin for setting frequency					
10	ls-1	Current sense pin- 1					
11	ls+1	Current sense pin+ 1					
12	GND	Sense GND					
13	VCC	Power supply input pin					
14	ls+2	Current sense pin+ 2					
15	ls-2	Current sense pin- 2					
16	VIN	Battery voltage sense pin					
17	REF2	Output voltage setting pin 2					
18	ILIM2	Current limit setting pin 2					
19	SS2	Connective pin 2 of capacitor for soft start/soft stop					
20	EN2	Enable input pin 2 (0~0.8V:OFF, 2.3~3.8V:continuous mode, 4.2~5.5V:SLLM TM)					
21	PGOOD2	Power good signal input pin 2					
22	CE2	Reactive pin 2 for lower ESR output capacitor					
23	BOOT2	HG driver power supply pin 2					
24	HG2	High side FET gate drive pin 2					
25	SW2	High side FET source pin 2					
26	PGND2	Power GND2					
27	LG2	Low side FET gate drive pin 2					
28	VDD	Power supply input pin					
29	LG1	Low side FET gate drive pin 1					
30	PGND1	Power GND 1					
31	SW1	High side FET source pin 1					
32	HG1	High side FET gate drive pin 1					
reverse	FIN	substrate					

6/21

● Reference Data



● Evaluation Board Circuit



●Evaluation Board Parts List

1	buaiu Faits		
Part No	Value	Company	Parts Name
R1	10Ω	ROHM	MCR03EZPF10R0
R2	0Ω	ROHM	MCR03EZHJ000
R3	1kΩ	ROHM	MCR03EZPF1001
R4	200kΩ	ROHM	MCR03EZPF2003
R5	51kΩ	ROHM	MCR03EZPF5102
R6	Ω0	ROHM	MCR03EZHJ000
R7	51kΩ	ROHM	MCR03EZPF5102
R8	91kΩ	ROHM	MCR03EZPF9102
R9	Ω0	ROHM	MCR03EZHJ000
R10	22kΩ	ROHM	MCR03EZPF2202
R11	56kΩ	ROHM	MCR03EZPF5602
R12	0Ω	ROHM	MCR03EZHJ000
R14	10kΩ	ROHM	MCR03EZPF1002
R16	51kΩ	ROHM	MCR03EZPF5102
R17	91kΩ	ROHM	MCR03EZPF9102
R18	0Ω	ROHM	MCR03EZHJ000
R19	200kΩ	ROHM	MCR03EZPF2003
R20	51kΩ	ROHM	MCR03EZPF5102
R21	0Ω	ROHM	MCR03EZHJ000
R23	39kΩ	ROHM	MCR03EZPF3902
R24	36kΩ	ROHM	MCR03EZPF3602
R25	Ω0	ROHM	MCR03EZHJ000
R26	10kΩ	ROHM	MCR03EZPF1002
R31	0Ω	ROHM	MCR03EZHJ000
R32	Ω0	ROHM	MCR03EZHJ000
R33	0Ω	ROHM	MCR03EZHJ000
R37	7mΩ	ROHM	PMR100HZPFU7L00
R38	Ω0	ROHM	MCR03EZHJ000
R39	0Ω	ROHM	MCR03EZHJ000
R41	100kΩ	ROHM	MCR03EZPF1003
R44	0Ω	ROHM	MCR03EZHJ000
R45	0Ω	ROHM	MCR03EZHJ000
R46	0Ω	ROHM	MCR03EZHJ000
R50	7mΩ	ROHM	PMR100HZPFU7L00
R51	0Ω	ROHM	MCR03EZHJ000
R52	0Ω	ROHM	MCR03EZHJ000

Part No	Value	Company	Parts Name
R54	100kΩ	ROHM	MCR03EZPF1003
R57	75kΩ	ROHM	MCR03EZPF7502
R58	0Ω	ROHM	MCR03EZHJ000
R59	100Ω	ROHM	MCR03EZPF1000
R60	100Ω	ROHM	MCR03EZPF1000
R61	100Ω	ROHM	MCR03EZPF1000
R62	100Ω	ROHM	MCR03EZPF1000
C1	10µF	MURATA	GRM21 Series
C2	10µF	MURATA	GRM21 Series
C3	0.01µF	MURATA	GRM18 Series
C4	1µF	KYOCERA	CM105B105K06A
C6	0.1µF	MURATA	GRM18 Series
C7	0.1µF	MURATA	GRM18 Series
C8	0.047µF	MURATA	GRM18 Series
C10	0.1µF	MURATA	GRM18 Series
C11	0.1µF	MURATA	GRM18 Series
C12	0.047µF	MURATA	GRM18 Series
C13	10μF	KYOCERA	CM21B106M06A
C14	0.1µF	MURATA	GRM18 Series
C15	10µF(25V)	KYOCERA	CT32X5R106K25A
C18	200µF	SANYO	2R5TPE220MF
C21	100pF	MURATA	GRM18 Series
C23	10μF	KYOCERA	CM21B106M06A
C24	0.1µF	MURATA	GRM18 Series
C26	10μF(25V)	KYOCERA	CT32X5R106K25A
C28	200µF	SANYO	2R5TPE220MF
C31	100pF	MURATA	GRM18 Series
D1	-	ROHM	RB521S-30
D2	-	ROHM	RB521S-30
D3	-	ROHM	RSX501L-20
D4	-	ROHM	RSX501L-20
L1	2.5µH	Sumida	CDEP105-2R5MC-32
L2	2.5µH	Sumida	CDEP105-2R5MC-32
M1	-	ROHM	SH8K4(2in1)
M2	-	ROHM	SH8K4(2in1)
U1	-	ROHM	BD9535MUV
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·

BD9535MUV Technical Note

Pin Descriptions

VCC (13pin)

This is the power supply pin for IC internal circuits, except the FET driver. The maximum circuit current is 2.0mA. The input supply voltage range is 4.5V to 5.5V. It is recommended that a 0.1µF bypass capacitor be put in this pin.

EN1/EN2 (4pin/20pin)

When EN pin voltage is at least 2.3V, the status of this switching regulator become active. Conversely, the status switches off when EN pin voltage goes lower than 0.8V and circuit current becomes 20µA or less. This pin is also switch pin of SLLMTM. The voltage is 2.3V to 3.8V: forced continuous mode, 4.2V to 5.5V: SLLMTM. These operating modes are changeable to control by power supply system 3.3V or 5V.

VDD (28pin)

This is the power supply pin to drive the LOW side FET. It is recommended that a 1µF bypass capacitor be established to compensate for rush current during the FET ON/OFF transition.

VREG (8pin)

This is the reference voltage output pin. The voltage is 2.5V, with 100µA current ability. It is recommended that a 1µF capacitor be established between VREF and GND. It is available to set VREF by the resistance division value from VREG in case VREF is not set from an external power supply.

REF1/REF2 (7pin/17pin)

This is the setting pin for output voltage of switching regulator. It is so convenient to be synchronized to outside power supply. This IC controls the voltage in the status of VREF1=Vis-1 or VREF2=Vis-2.

ILIM1/ILIM2 (6pin/18pin)

BD9535MUV detects the voltage between Is+ pin and Is- pin and limits the output current (OCP). Voltage equivalent to 1/10 of the ILIM voltage is the voltage drop of external current sense resistor. A very low current sense resistor or inductor DCR can also be used for this platform.

SS1/SS2 (5pin/19pin)

This is the adjustment pin to set the soft start/stop time. SS voltage is low during standby status. When EN is ON, the soft start time can be determined by the SS charge current and capacitor between SS-GND. Until SS reaches REF voltage, the output voltage is equivalent to SS voltage.

VIN (16pin)

The duty cycle is determined by input voltage and controls output voltage. In other words, the output voltage is affected by input voltage. Therefore, when VIN voltage fluctuates, the output voltage becomes also unstable. Since the VIN line is also the input voltage of the switching regulator, stability depends on the impedance of the voltage supply. It is recommended to establish a bypass capacitor or CR filters suitable for the actual application.

FS (9pin)

This is the pin to adjust the switching frequency with the resistor. The frequency range is from 200 kHz to 600 kHz.

Is+1/Is+2,Is-1/Is-2 (11pin/14pin/10pin/15pin)

These pins are connected to both sides of the current sense resistor to detect output current. The voltage drop between ls+ and ls- is compared with the voltage equivalent to 1/10 of ILIM voltage. When this voltage drop hits the specified voltage level, the output voltage is OFF.

· BOOT1/BOOT2 (1pin/23pin)

This is the voltage supply to drive the high side FET. The maximum absolute ratings are 35V (from GND) and 7V (from SW). BOOT voltage swings between (VIN+Vcc) and Vcc during active operation.

HG1/HG2 (29pin/27pin)

This is the voltage supply to drive the Gate of the high side FET. This voltage swings between BOOT and SW. High-speed Gate driving for the high side FET is achieved due to the low on-resistance (3 ohm when HG is high, 2 ohm when HG is low) driver.

SW1/SW2 (31pin/25pin)

This is the source pin for the high side FET. The maximum absolute ratings are 30V (from GND). SW voltage swings between VIN and GND.

· LG1/LG2 (29pin/27pin)

This is the voltage supply to drive the Gate of the low side FET. This voltage swings between VDD and PGND. High-speed Gate driving for the low side FET is achieved due to the low on-resistance (3 ohm when LG is high, 0.5 ohm when LG is low) driver.

PGND1/PGND2 (30pin/26pin)

This is the power ground pin connected to the source of the low side FET. This is the source pin for low-side FET. It is prepared for each channel to reduce the interference among channels.

PGOOD1/PGOOD2 (3pin/21pin)

This is the monitor pin for output voltage (Is-1/Is-2). When the output voltage is within 10% of setting voltage (REF1/2), High is output. It is open drain pin and connects to other power supply through the pull-up resistance.

· CE1/PCE2 (2pin/22pin)

This pin is helpful for using ceramic capacitor as output capacitor. It is stable to use low ESR capacitor (small ripple voltage).


GND (12pin)

This is GND pin for Analog and Digital series. Set the reverse side of IC equivalent to the voltage of this pin.

Explanation of Operation

The BD9535MUV is a 2ch synchronous buck regulator controller incorporating ROHM's proprietary H³REGTM CONTROLLA control system. When VOUT drops due to a rapid load change, the system quickly restores VOUT by extending the TON time interval. Thus, it serves to improve the regulator's transient response. Activating the Light Load Mode will also exercise Simple Light Load Mode (SLLMTM) control when the load is light, to further increase efficiency.

H³Reg[™] control (Normal operation)




When VOUT falls to a threshold voltage (REF), the drop is detected, activating the $\mathrm{H}^{3}\mathrm{REG}^{\mathrm{TM}}$ CONTROLLA system.


ton=
$$\frac{\text{REF}}{\text{Vin}} \times \frac{1}{\text{f}} [\text{sec}] \cdot \cdot \cdot (1)$$

HG output is determined by the formula above.

(VOUT drops due to a rapid load change)




When Vout drops due to a rapid load change, and the voltage remains below REF after the programmed ton time interval has elapsed, the system quickly restores Vout by extending the ton time, improving the transient response.



In SLLM (SLLM=0V), SLLM function is operated when LG pin is OFF and the coil current is lower than 0A (the current goes from Vout to SW). And it stops to output

When Vout goes lower than REF voltage again, the status


of HG is ON.




EN	Output	Operating mode		
0~2.3V	OFF	-		
2.3~3.8V	ON	Forced continuous mode		
4.2~5.5V	ON	SLLM [™]		

●Timing Chart


· Soft Start Function



Soft Stop Function



Synchronous operation with other power supply



Soft start is exercised with the EN pin set high. Current control takes effect at startup, enabling a moderate output voltage "ramping start." Soft start timing and incoming current are calculated with formulas (2) and (3) below.

Soft start time

$$Tss(ON) = \frac{REF \times Css}{2\mu A(typ)} \quad [sec] \quad \cdot \quad \cdot \quad (2)$$

rush current

IIN=
$$\frac{\text{Co} \times \text{Vout}}{\text{Tss}}$$
 [A] $\cdot \cdot \cdot (3)$

(Css: Soft start capacitor; Co: Output capacitor)

Soft stop is exercised with the EN pin set low. Current control takes effect at startup, enabling a moderate output voltage. Soft start timing and incoming current are calculated with formulas (4) below.

Soft stop time

$$TSS(OFF) = \frac{(REF + 2VBE - 0.1) \times Css}{2uA(tvp)} [sec] \cdot \cdot \cdot (4)$$


VBE = 0.6[V] (typ)

$$Tdelay = \frac{2VBE \times CSS}{2\mu A(tvp)} [sec] \cdot \cdot \cdot (5)$$

These power supply sequences are realized to connect SS pin to other power supply output through the resistance (10k Ω).

●Timing chart


· Over current protection circuit



During the normal operation, when VOUT becomes less than REF Voltage, HG becomes High during the time TON. However, when inductor current exceeds I_{LIMIT} threshold, HG becomes OFF.

After MAX ON TIME, HG becomes ON again if the output voltage is lower than the specific voltage level and I_L is lower than I_{LIMIT} level.


· Timer Latch Type Short Circuit Protection



When output voltage (Is-) falls to REF \times 0.7 or less, SCP comparator inside IC is exercised.

If the status of High is continued 1ms or more (programmed time inside IC), the IC goes OFF. It can be restored either by reconnecting the EN pin or disabling UVLO.


Output Over Voltage Protection



When output rise to or above REF \times 1.2, output over voltage protection is exercised, and low side FET goes up maximum for reducing output. (LG=High, HG=Low). When output falls, it returns to the standard mode.

External Component Selection

1. Inductor (L) selection



Output ripple current

The inductor value is a major influence on the output ripple current. As formula (5) below indicates, the greater the inductor or the switching frequency, the lower the ripple current.

$$\Delta \, \mathsf{IL} = \; \frac{(\mathsf{VIN}\text{-}\mathsf{VOUT}) \times \mathsf{VOUT}}{\mathsf{L} \times \mathsf{VIN} \times \mathsf{f}} \quad [\mathsf{A}] \; \cdot \; \cdot \; \cdot \; (6)$$

The proper output ripple current setting is about 30% of maximum output current.

$$\Delta \text{ IL=0.3 \times Ioutmax. [A]} \cdot \cdot \cdot (7)$$


$$L = \frac{(\text{Vin-Vout}) \times \text{Vout}}{L \times \text{Vin} \times f} \quad [\text{H}] \cdot \cdot \cdot (8)$$

(ΔIL: output ripple current; f: switch frequency)

XPassing a current larger than the inductor's rated current will cause magnetic saturation in the inductor and decrease
system efficiency. In selecting the inductor, be sure to allow enough margins to assure that peak current does not
exceed the inductor rated current value.

*To minimize possible inductor damage and maximize efficiency, choose a inductor with a low (DCR, ACR) resistance.

2. Output Capacitor (Co) Selection



When determining the proper output capacitor, be sure to factor in the equivalent series resistance required to smooth out ripple volume and maintain a stable output voltage range.

Output ripple voltage is determined as in formula (9) below.

$$\triangle$$
 VOUT= \triangle IL × ESR+ESL × \triangle IL/Ton · · · (9)

($\Delta\,\text{IL}:$ Output ripple current; ESR: Co equivalent series resistance, ESL: Co equivalent series inductance)

In selecting a capacitor, make sure the capacitor rating allows sufficient margin relative to output voltage. Note that a lower ESR can minimize output ripple voltage.

Please give due consideration to the conditions in formula (10) below for output capacity, bear in mind that output rise time must be established within the soft start time frame.

$$Co \le \frac{TSS \times (Limit-IOUT)}{VOLIT} \cdot \cdot \cdot (10)$$


Tss: Soft start time

Limit: Over current detection

IOUT: Output current

Note: Improper capacitor may cause startup malfunctions.

3. Input Capacitor (Cin) Selection




Input Capacitor

The input capacitor selected must have low enough ESR resistance to fully support large ripple output, in order to prevent extreme over current. The formula for ripple current IRMS is given in (11) below.

IRMS=IOUT ×
$$\frac{\sqrt{\text{VOUT (VIN-VOUT)}}}{\text{VIN}}$$
 [A] · · · (11)
Where VIN=2 × VOUT, IRMS= $\frac{\text{IOUT}}{2}$

A low ESR capacitor is recommended to reduce ESR loss and maximize efficiency.

4. MOSFET Selection



Loss on the main MOSFET Pmain=PRON+PGATE+PTRAN

$$= \frac{\text{Vout}}{\text{Vin}} \times \text{Ron} \times \text{Iout}^2 + \text{Qg} \times \text{f} \times \text{VDD} + \frac{\text{Vin}^2 \times \text{Crss} \times \text{Iout} \times \text{f}}{\text{IDRIVE}} \cdot \cdot \cdot (12)$$


(Ron: On-resistance of FET; Qg: GATE total charge f: Switching frequency, Crss: FET inverse transfer function; IDRIVE: Gate peak current)

Loss on the synchronous MOSFET

Psyn=Pron+Pgate

$$= \frac{\text{Vin-Vout}}{\text{Vin}} \times \text{Ron} \times \text{Iout}^2 + \text{Qg} \times \text{f} \times \text{VDD} \qquad \cdot \cdot \cdot (13)$$


5. Setting Detection Resistance



The over current protection function detects the output ripple current peak value. This parameter (setting value) is determined as in formula (14) below.

ILMIT=
$$\frac{\text{VILIM} \times 0.1}{\text{R}}$$
 [A] · · · (14)

(VILIM: ILIM voltage; R: Detection resistance)




When the over current protection is detected by DCR of coil L, this parameter (setting value) is determined as in formula (14) below.

$$I_{LMIT} = V_{ILIM} \times 0.1 \times \frac{r \times C}{L} [A] \cdot \cdot \cdot (15)$$

$$(RL = \frac{L}{r \times C})$$

(VILIM:ILIM voltage RL: the DCR value of coil)




As soon as the voltage drop between ls+ and ls- generated by the inductor current becomes specific threshold, the gate voltage of the high side MOSFET becomes low.

Since the peak voltage of the inductor ripple current is detected, this operation can sense high current ripple operation caused by inductance saturated rated current and lead to high reliable systems.

6. Setting frequency

[1ch]



The On Time (Ton) at steady state is determined by resistance value connected to FS pin.

But actually SW rising time and falling time come up due to influence of the external MOSFET gate capacity or switching speed and Ton is increased.

The frequency is determined by the following formula after TON, input current and the REF voltage are fixed.


$$F = \frac{REF}{Vin \times Ton} \cdot \cdot \cdot (15)$$

Consequently, total frequency becomes lower than the formula above.


Ton is also influenced by Dead Time around the output current 0A area in continuous mode.

This frequency becomes lower than setting frequency. It is recommended to check the steady frequency in large current area (at the point where the coil current doesn't back up).


[2ch]



7. Setting standard voltage (REF)



It is available to synchronize setting the reference voltage (REF) with outside supply voltage [V] by using outside power supply voltage.




It is available to set the reference voltage (REF) by the resistance division value from VREG in case it is not set REF from an external power supply.

REF=
$$\frac{R2}{R1+R2}$$
 × VREG [V] · · · (17)

8. Setting output voltage

This IC is operated that output voltage is REF≒Is-(V_{OUT}).

And it is operated that output voltage is feed back to FB pin in case the output voltage is 0.7V to 2.0V. Actually, the average value of ripple voltage is added to output voltage.




In case the output voltage range is 0.7V to 2.0V.

It is operated that the resistance division value of the output voltage is feed back to Is-pin in case the output voltage is more than 2.0V.


output voltage =
$$\frac{R1+R2}{R2}$$
 × REF + $\frac{1}{2}$ × Δ IL × ESR · · · (19)

In this time, the frequency is also amplified by power of the resistance division. It is determined as in formula (20) below.

Frequency=
$$\frac{R1+R2}{R2}$$
 × (frequency determined by REF) [Hz] · · · (20)



●I/O Equivalent Circuit



Notes for use

1. Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

2. Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

3. Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

4. GND voltage

The potential of GND pin must be minimum potential in all operating conditions.

5. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

6. Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

7. Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

8. ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

9. Thermal shutdown circuit

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

	TSD on temperature [°C] (typ.)	Hysteresis temperature [°C] (typ.)
BD9535MUV	175	15

10. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.


11. Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.


Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.




12. Ground Wiring Pattern

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.


Power Dissipation




Ordering part number



VQFN032V5050





Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/