

5A Automotive Synchronous Buck Regulator

ISL78235

The ISL78235 is a highly efficient, monolithic, synchronous step-down DC/DC converter that can deliver 5A of continuous output current from a 2.7V to 5.5V input supply. The device uses peak current mode control architecture to achieve very low duty cycle operation at high frequency with fast transient response and excellent loop stability.

The ISL78235 integrates a low ON-resistance P-channel $(35m\Omega, typical)$ high-side FET and N-channel $(11m\Omega, typical)$ low-side FET to maximize efficiency and minimize external component count. The 100% duty cycle operation allows less than 250mV dropout voltage at 5A output current. The operating frequency of the Pulse Width Modulator (PWM) is adjustable from 500kHz to 4MHz. The default switching frequency of 2MHz is set by connecting the FS pin high.

The ISL78235 can be configured for discontinuous (PFM) or forced continuous (PWM) operation at light load. Forced continuous operation reduces noise and RF interference, while discontinuous mode provides higher efficiency by reducing switching losses at light loads.

Fault protection is provided by internal hiccup mode current limiting during short-circuit and overcurrent conditions. The device also integrates output overvoltage and over-temperature protections. A power-good monitor indicates when the output is in regulation. The ISL78235 offers a 1ms Power-Good (PG) timer at power-up.

When in shutdown, the ISL78235 discharges the output capacitor through an internal 100Ω soft-stop switch. Other features include internal fixed or adjustable soft-start and internal/external compensation.

The ISL78235 is available in a 3mmx3mm 16 Ld Thin Quad Flat No-lead (TQFN) Pb-free package and in a 5mmx5mm 16 Ld Wettable Flank Quad Flat No-Lead (WFQFN) package with an exposed pad for improved thermal performance. The ISL78235 is rated to operate across the temperature range of -40 °C to +105 °C in the 3mmx3mm package and -40 °C to +125 °C in the 5mmx5mm package.

Features

- 2.7V to 5.5V input voltage range
- · 2MHz default switching frequency
- 100ns guaranteed phase minimum on time for wide output regulation
- Adjustable switching frequency from 500kHz to 4MHz
- External synchronization from 1MHz to 4MHz
- Optional PFM mode for light-load efficiency improvement
- Very low ON-resistance HS/LS switches: $35m\Omega/11m\Omega$
- · Internal 1ms or adjustable external soft-start
- · Soft-stop output discharge during disable
- OTP, OCP, output OVP, input UVLO protections
- 1% reference accuracy over-temperature
- · Up to 95% efficiency
- AEC-Q100 qualified
- Common pinout family allows migration from 3A to 5A without PCB change:

-	ISL78233	ЗА
-	ISL78234	4A
-	ISL78235	5A

Applications

- DC/DC POL modules
- $\mu\text{C}/\mu\text{P}$, FPGA and DSP power
- · Video processor/SOC power
- · Automotive infotainment power

Related Literature

- UG015, "ISL7823xEVAL1Z Evaluation Board User Guide"
- ISL78233, ISL78234 Datasheet
- <u>UG062</u>, "ISL7823xEVAL2Z Evaluation Board User Guide"




FIGURE 1. TYPICAL APPLICATION: 5A BUCK REGULATOR




FIGURE 2. EFFICIENCY vs LOAD ($V_{IN} = 5V$; $f_{SW} = 2MHz$; SYNC = GND)

ISL78235

Table of Contents

Functional Block Diagram
Pin Configuration
Pin Descriptions
Ordering Information
Typical Application Diagram
Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Electrical Specifications
Typical Operating Performance
Theory of Operation
PWM Control Scheme 1 SKIP Mode (PFM) 1 Frequency Adjust 1 Overcurrent Protection 1 Negative Current Protection 1 PG 1 UVLO 1 Soft Start-Up 1 Enable 1 Discharge Mode (Soft-Stop) 1 Power MOSFETs 1 100% Duty Cycle 1 Thermal Shutdown 1
Applications Information
Output Inductor and Capacitor Selection
PCB Layout Recommendation
Revision History
About Intersil
Package Outline Drawing
L16.3x3D

Functional Block Diagram





FIGURE 3. FUNCTIONAL BLOCK DIAGRAM

Pin Configuration



Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1, 16	VIN	Input supply voltage. Place a minimum of two 22µF low ESR ceramic capacitors from VIN to PGND as close as possible to the IC for decoupling.
2	VDD	Input supply voltage for the logic circuitry. A 0.1µF high frequency decoupling ceramic capacitor should also be placed close to the VDD and SGND pin. Connect to VIN pin.
3	PG	PG is an open-drain output for power-good indication. Use a $10k\Omega$ to $100k\Omega$ pull-up resistor connected from PG to VIN. At power-up or EN high, PG rising edge is delayed by 1ms upon output voltage within regulation.
4 SYNC Mode selection pin. Connect to logic high or input voltage VIN for forced PWM moground for PFM mode. Connect to an external function generator for synchronization the ISL78235 operates in forced PWM mode. internal oscillator to external synchronization is seamless and does not require did there is an internal 1MΩ pull-down resistor to SGND to prevent an undefined logical synchronization.		Mode selection pin. Connect to logic high or input voltage VIN for forced PWM mode. Connect to logic low or ground for PFM mode. Connect to an external function generator for synchronization with a positive edge trigger. In external synchronization the ISL78235 operates in forced PWM mode. The transition to and from internal oscillator to external synchronization is seamless and does not require disabling of the ISL78235. There is an internal $1M\Omega$ pull-down resistor to SGND to prevent an undefined logic state if SYNC pin is floating.
5	EN	Regulator enable pin. Regulator is enabled when driven logic high. Regulator is shutdown and PHASE pin discharge output capacitor when enable pin is driven low.
6	FS	This pin sets the internal oscillator switching frequency using a resistor, R _{FS} , from the FS pin to GND. The frequency of operation may be programmed between 500kHz to 4MHz. The switching frequency is 2MHz if FS is connected to VIN.
7	SS	SS is used to adjust the soft-start time. Connect SS pin to SGND for internal 1ms soft-start time. Connect a capacitor from SS to SGND to adjust the soft-start time. Do not use more than 33nF on the SS pin.
8	COMP	COMP is the output of the error amplifier if COMP is not connected to VDD. An external compensation network must be used if COMP is not tied to VDD. If COMP is tied to VDD, the error amplifier output is internally compensated. External compensation network across COMP and SGND may be required to improve the loop compensation of the amplifier.
9	FB	The feedback network of the regulator, FB, is the negative input to the transconductance error amplifier. The output voltage is set by an external resistor divider connected to FB. With a properly selected divider, the output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference. In addition, the regulator power-good and undervoltage protection circuitry use FB to monitor the regulator output voltage.
10	SGND	Signal ground, Connect to PGND.
11, 12	PGND	Power ground
13, 14, 15	PHASE	Switching node connections. Connect to one terminal of the inductor. This pin is discharged by a 100Ω resistor when the device is disabled. See "Functional Block Diagram" on page 3 for more detail.
Exposed Pad	EPAD	The exposed pad must be connected to the SGND pin for proper electrical performance. Place as many vias as possible under the pad connecting to SGND plane for optimal thermal performance.

Submit Document Feedback 4 intersil FN8713.6 September 22, 2016

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	OUTPUT VOLTAGE (V)	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL78235ARZ	8235	Adjustable	-40°C to +105°C	16 Ld 3x3mm TQFN	L16.3x3D
ISL78235AARZ	78235A ARZ	Adjustable	-40°C to +125°C	16 Ld 5x5mm WFQFN	L16.5x5D
ISL78235EVAL1Z	3x3mm TQFN Evaluation Board				
ISL78235EVAL2Z	5x5mm WFQFN Evaluation Board				

NOTES:

- 1. Add "-T" suffix for 6k unit or "-T7A" suffix for 250 unit tape and reel options. Refer to IB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the device information page for ISL78235. For more information on MSL, see tech brief TB363.

TABLE 1. KEY DIFFERENCE BETWEEN FAMILY OF PARTS

PART NUMBER	I _{OUT} MAX (A)
ISL78233	3
ISL78234	4
ISL78235	5

Submit Document Feedback intersil FN8713.6

Typical Application Diagram




FIGURE 4. TYPICAL APPLICATION DIAGRAM

TABLE 2. COMPONENT SELECTION TABLE WITH INTERNAL COMPENSATION

V _{OUT}	1.2V	1.5V	1.8V	2.5V	3.3V
C ₁	2 x 22µF	2 x 22µF	2 x 22μF	2x22μF	2 x 22µF
C ₂ (<u>Note 4</u>)	3 x 22µF	3 x 22µF	2 x 22μF	2 x 22µF	2 x 22µF
c ₃	22pF	10pF	10pF	10pF	10pF
L ₁	0.33μΗ-0.68μΗ	0.33µH-0.68µH	0.33μΗ-0.68μΗ	0.47μΗ-0.78μΗ	0.47μΗ-0.78μΗ
R ₂	100kΩ	150kΩ	200kΩ	316kΩ	450kΩ
R ₃	100kΩ	100kΩ	100kΩ	100kΩ	100kΩ

NOTE:

4. C2 values are minimum recommended values for ceramic capacitors. Higher capacitance may be needed based on system requirements.

Submit Document Feedback intersil FN8713.6 September 22, 2016

ISL78235

Absolute Maximum Ratings (Reference to GND)

VIN0.3V to 5.8V (DC) or 7V (20ms)
EN, FS, PG, SYNC, VFB
PHASE1.5V (100ns)/-0.3V (DC) to 6.5V (DC) or 7V (20ms)
COMP, SS0.3V to 2.7V
ESD Rating
Human Body Model (Tested per AEC-Q100-002) 5kV
Machine Model (Tested per AEC-Q100-003) 300V
Charge Device Model (Tested per AEC-Q100-011)2kV
Latch-Up (Tested per AEC-Q100-004, Class II, Level A) 100mA

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)
16 Ld TQFN Package (Notes 5, 6)	43	3.5
16 Ld WFQFN Package (Notes 5, 6)	33	3.5
Operating Junction Temperature Range	5!	5°C to +125°C
Storage Temperature Range	6!	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

VIN Supply Voltage Range	2.7V to 5.5V
Load Current Range	0A to 5A
Ambient Temperature Range	
3x3mm TQFN	40°C to +105°C
5x5mm WFQFN	40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 6. θ_{JC} , "case temperature" location is at the center of the exposed metal pad on the package underside.

Electrical Specifications Specification limits are established at the following conditions: $T_A = -40 \,^{\circ}$ C to $+105 \,^{\circ}$ C or $T_A = -40 \,^{\circ}$ C to $+125 \,^{\circ}$ C depending on package, $V_{IN} = 3.6V$, EN = V_{IN} , unless otherwise noted. Typical values are at $T_A = +25 \,^{\circ}$ C. Boldface limits apply across the operating temperature range specified in the Recommended Operating Conditions table for the specified package.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
INPUT SUPPLY	<u>'</u>				•	
VIN Undervoltage Lockout Threshold	V _{UVLO}	Rising, no load		2.5	2.7	V
		Falling, no load	2.20	2.45		V
Quiescent Supply Current	I _{VIN}	SYNC = GND, no load at the output		47		μΑ
		SYNC = GND, no load at the output and no switches switching		47	60	μΑ
		SYNC = V _{IN} , f _{SW} = 2MHz, no load at the output		19	25	mA
Shutdown Supply Current	I _{SD}	SYNC = GND, V _{IN} = 5.5V, EN = low		4	10	μΑ
OUTPUT REGULATION						
Reference Voltage	V _{REF}		0.594	0.600	0.606	V
VFB Bias Current	I _{VFB}	VFB = 0.75V		0.1		μΑ
Line Regulation		V _{IN} = V ₀ + 0.5V to 5.5V (minimal 2.7V)		0.2		%/V
Soft-Start Ramp Time Cycle		SS = SGND		1		ms
Soft-Start Charging Current	I _{SS}	V _{SS} = 0.1V	1.7	2.1	2.5	μΑ
OVERCURRENT PROTECTION						
Current Limit Blanking Time	tocon			17		Clock pulses
Overcurrent and Auto Restart Period	tocoff			8		SS cycle
Positive Peak Current Limit	I _{PLIMIT}	T _A = +25°C	6.2	7.8	9.4	Α
		$T_A = -40$ °C to $+105$ °C	6.1		11.0	Α
		5x5 mm WFQFN package T _A = +105°C to +125°C			12.5	Α
Peak Skip Limit	I _{SKIP}	T _A = +25°C	0.85	1.10	1.40	Α
		T _A = -40°C to +105°C	0.83		1.60	Α
		5x5 mm WFQFN package T _A = +105°C to +125°C			1.65	Α

Submit Document Feedback 7 intersil FN8713.6 September 22, 2016

ISL78235

Electrical Specifications Specification limits are established at the following conditions: $T_A = -40 \,^{\circ}$ C to $+105 \,^{\circ}$ C or $T_A = -40 \,^{\circ}$ C to $+125 \,^{\circ}$ C depending on package, $V_{IN} = 3.6V$, $EN = V_{IN}$, unless otherwise noted. Typical values are at $T_A = +25 \,^{\circ}$ C. Boldface limits apply across the operating temperature range specified in the Recommended Operating Conditions table for the specified package. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
Zero Cross Threshold			-275		375	mA
Negative Current Limit	I _{NLIMIT}	T _A = +25°C	-5.1	-2.8	-1.3	Α
			-6.0		-0.6	Α
COMPENSATION						
Error Amplifier Transconductance		COMP = VDD, internal compensation		125		μA/V
		External compensation		130		μ A /V
Transresistance	RT	T _A = -40°C to +105°C	0.11	0.17	0.22	Ω
		5x5 mm WFQFN package T _A = +105°C to +125°C	0.1			Ω
MOSFET						
P-Channel ON-Resistance		V _{IN} = 5V, I _O = 200mA	26	35	50	mΩ
		V _{IN} = 2.7V, I _O = 200mA	38	52	78	mΩ
N-Channel ON-Resistance		V _{IN} = 5V, I _O = 200mA	5	11	20	mΩ
		V _{IN} = 2.7V, I _O = 200mA	8	15	31	mΩ
PHASE						
PHASE Maximum Duty Cycle				100		%
PHASE Minimum On-Time		SYNC = High			100	ns
OSCILLATOR						
Nominal Switching Frequency	fsw	FS = V _{IN}	1730	2000	2350	kHz
		FS with RS = 402kΩ		420		kHz
		FS with RS = $42.2k\Omega$		4200		kHz
SYNC Logic LOW to HIGH Threshold			0.67	0.75	0.84	٧
SYNC Logic Hysteresis			0.10	0.17	0.20	٧
SYNC Logic Input Leakage Current		SYNC = 3.6V		3.7	5.0	μΑ
POWER-GOOD (PG)	1	,			-1	
Output Low Voltage		I _{PG} = 1mA			0.3	٧
PG Delay Time (Rising Edge)		Time from V _{OUT} reached regulation	0.5	1.0	2.0	ms
PG Delay Time (Falling Edge)				6.5		μs
PG Pin Leakage Current		PG = V _{IN}		0.01	0.10	μΑ
OVP PG Rising Threshold				0.80		٧
UVP PG Rising Threshold			80	85	90	%
UVP PG Hysteresis				5.5		%
EN	l					
Logic Input Low					0.4	٧
Logic Input High			0.9			٧
EN Logic Input Leakage Current		EN = 3.6V		0.1	1.0	μΑ
OVER-TEMPERATURE PROTECTION	l					
Thermal Shutdown		Temperature rising		150		°C
Thermal Shutdown Hysteresis		Temperature falling		25		°C

NOTE:

^{7.} Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Typical Operating Performance Unless otherwise noted, operating conditions are: $T_A = +25 \,^{\circ}$ C, $V_{IN} = V_{DD} = 5V$, $V_{OUT} = 1.8V$, $EN = V_{DD}$, $SYNC = V_{DD}$, $L = 0.68 \mu H$, $f_{SW} = 2 M Hz$, $C_{IN} = 2 \times 22 \mu F$, $C_{OUT} = 2 \times 22 \mu F$, $I_{OUT} = 0 A$ to 5 A.




FIGURE 5. EFFICIENCY vs LOAD (3.3 V_{IN} ; SYNC = VDD)




FIGURE 6. EFFICIENCY vs LOAD (3.3V_{IN}; SYNC = GND)




FIGURE 7. EFFICIENCY vs LOAD (5V_{IN}; SYNC = VDD)




FIGURE 8. EFFICIENCY vs LOAD (5V_{IN}; SYNC = GND)




FIGURE 9. POWER DISSIPATION vs LOAD (3.3 V_{IN} ; SYNC = VDD)




FIGURE 10. POWER DISSIPATION vs LOAD (5VIN; SYNC = VDD)

Typical Operating Performance Unless otherwise noted, operating conditions are: $T_A = +25 \,^{\circ}$ C, $V_{IN} = V_{DD} = 5V$, $V_{OUT} = 1.8V, \, EN = V_{DD}, \, SYNC = V_{DD}, \, L = 0.68 \mu H, \, f_{SW} = 2 M Hz, \, C_{IN} = 2 \, x \, 22 \mu F, \, C_{OUT} = 2 \, x \, 22 \mu F, \, I_{OUT} = 0 A \, to \, 5 A. \, \mbox{(Continued)} \, T_{OUT} = 0 A \, to \, 5 A. \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A$




FIGURE 11. V_{OUT} REGULATION vs LOAD ($V_{OUT} = 1.2V$)




FIGURE 12. V_{OUT} REGULATION vs LOAD (V_{OUT} = 1.8V)




FIGURE 13. V_{OUT} REGULATION vs LOAD (V_{OUT} = 1.0V)




FIGURE 14. PHASE MINIMUM ON-TIME vs VIN




FIGURE 15. EN START-UP AT NO LOAD (SYNC = GND)




FIGURE 16. EN START-UP AT NO LOAD (SYNC = VDD)

Typical Operating Performance Unless otherwise noted, operating conditions are: T_A = +25°C, V_{IN} = V_{DD} = 5V, $V_{OUT} = 1.8V$, EN = V_{DD} , SYNC = V_{DD} , L = 0.68 μ H, $f_{SW} = 2$ MHz, $C_{IN} = 2 \times 22 \mu$ F, $C_{OUT} = 2 \times 22 \mu$ F, $I_{OUT} = 0$ A to 5A. (Continued)




FIGURE 17. VIN START-UP AT NO LOAD (SYNC = GND)




FIGURE 18. V_{IN} START-UP AT NO LOAD (SYNC = VDD)




FIGURE 19. EN SHUTDOWN AT NO LOAD (SYNC = GND)




FIGURE 20. EN SHUTDOWN AT NO LOAD (SYNC = VDD)




FIGURE 21. V_{IN} SHUTDOWN AT NO LOAD (SYNC = GND)




FIGURE 22. V_{IN} SHUTDOWN AT NO LOAD (SYNC = VDD)




FIGURE 23. EN START-UP AT 5A LOAD (SYNC = GND)




FIGURE 24. EN START-UP AT 5A LOAD (SYNC = VDD)




FIGURE 25. V_{IN} START-UP AT 5A LOAD (SYNC = GND)




FIGURE 26. V_{IN} START-UP AT 5A LOAD (SYNC = VDD)




FIGURE 27. EN SHUT-DOWN AT 5A LOAD (SYNC = GND)




FIGURE 28. EN SHUT-DOWN AT 5A LOAD (SYNC = VDD)

Typical Operating Performance Unless otherwise noted, operating conditions are: T_A = +25°C, V_{IN} = V_{DD} = 5V, $V_{OUT} = 1.8V$, EN = V_{DD} , SYNC = V_{DD} , L = 0.68 μ H, f_{SW} = 2MHz, C_{IN} = 2 x 22 μ F, C_{OUT} = 2 x 22 μ F, I_{OUT} = 0A to 5A. (Continued)




FIGURE 29. JITTER AT NO LOAD (SYNC = VDD)




FIGURE 30. JITTER AT 5A LOAD (SYNC = VDD)




FIGURE 31. STEADY STATE AT NO LOAD (SYNC = GND)




FIGURE 32. STEADY STATE AT NO LOAD (SYNC = VDD)



FIGURE 33. STEADY STATE AT 5A (SYNC = VDD)

Typical Operating Performance Unless otherwise noted, operating conditions are: T_A = +25°C, V_{IN} = V_{DD} = 5V, $V_{OUT} = 1.8V, \, EN = V_{DD}, \, SYNC = V_{DD}, \, L = 0.68 \mu H, \, f_{SW} = 2 M Hz, \, C_{IN} = 2 \, x \, 22 \mu F, \, C_{OUT} = 2 \, x \, 22 \mu F, \, I_{OUT} = 0 A \, to \, 5 A. \, \mbox{(Continued)} \, T_{OUT} = 0 A \, to \, 5 A. \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A \, to \, 5 A \, T_{OUT} = 0 A$




FIGURE 34. LOAD TRANSIENT OA TO 5A; 0.5A/µs (SYNC = GND)




FIGURE 35. LOAD TRANSIENT OA TO 5A; 0.5A/µs (SYNC = VDD)




FIGURE 36. OUTPUT SHORT-CIRCUIT





FIGURE 37. OUTPUT SHORT-CIRCUIT RECOVERY TO 1A LOAD

LOAD = 4A TO 8A STEP



PHASE ₩₩₩ PG

FIGURE 39. OVERCURRENT PROTECTION

intersil

PHASE

Typical Operating Performance Unless otherwise noted, operating conditions are: $T_A = +25 \,^{\circ}$ C, $V_{IN} = V_{DD} = 5V$, $V_{OUT} = 1.8V$, $EN = V_{DD}$, $SYNC = V_{DD}$, $L = 0.68 \mu H$, $f_{SW} = 2 MHz$, $C_{IN} = 2 \times 22 \mu F$, $C_{OUT} = 2 \times 22 \mu F$, $I_{OUT} = 0 A$ to 5 A. (Continued)




FIGURE 40. OVERVOLTAGE PROTECTION




FIGURE 41. OVERVOLTAGE RECOVERY




FIGURE 42. OVER-TEMPERATURE PROTECTION




FIGURE 43. OVER-TEMPERATURE RECOVERY

Theory of Operation

The ISL78235 is a step-down switching regulator optimized for automotive point-of-load powered applications. The regulator operates at a 2MHz default switching frequency for high efficiency and smaller form factor while staying out of the AM frequency band. By connecting a resistor from FS to SGND, the operational frequency is adjustable in the range of 500kHz to 4MHz. At light load, the regulator reduces the switching frequency by operating in Pulse Frequency Modulation (PFM) mode, unless forced to operate in fixed frequency PWM mode, to minimize the switching loss and to maximize the battery life. The quiescent current when the output is not loaded is typically only 45μA. The supply current is typically only 3.8μA when the regulator is shut down.

PWM Control Scheme

Pulling the SYNC pin HI (>0.8V) forces the converter into PWM mode, regardless of output current, bypassing the PFM operation at light load. The ISL78235 employs the current-mode Pulse Width Modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting (see Figure 3 on page 3). The current loop consists of the oscillator, the PWM comparator, current-sensing circuit and the slope compensation for the current loop stability. The slope compensation is 440mV/Ts (Ts is the switching period), which changes proportionally with frequency. The gain for the current-sensing circuit is typically 170mV/A. The control reference for the current loops comes from the Error Amplifier's (EAMP) output.

The PWM operation is initialized by the clock from the oscillator. The P-channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA and the slope compensation reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the PFET and turn on the N-channel MOSFET. The NFET stays on until the end of the PWM cycle. Figure 44 shows the typical operating waveforms during the PWM operation. The dotted lines on V_{CSA} illustrate the sum of the slope compensation ramp and the current-sense amplifier's CSA output.

The output voltage is regulated by controlling the V_{EAMP} voltage to the current loop. The bandgap circuit outputs a 0.6V reference voltage to the voltage loop. The feedback signal comes from the VFB pin. The soft-start block only affects the operation during the start-up and is discussed separately. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 55pF and 100k Ω RC network. The maximum EAMP voltage output is precisely clamped to 2.5V.




FIGURE 44. PWM OPERATION WAVEFORMS

SKIP Mode (PFM)

Pulling the SYNC pin low (<0.4V), forces the converter into PFM mode. The ISL78235 enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 45 on page 17 illustrates the Skip mode operation. A zero-cross sensing circuit shown in Figure 3 on page 3 monitors the NFET current for zero crossing. When 16 consecutive cycles are detected, the regulator enters the skip mode. During the sixteen detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.

Once the Skip mode is entered, the pulse modulation starts being controlled by the Skip comparator shown in Figure 3 on page 3. Each pulse cycle is still synchronized by the PWM clock. The PFET is turned on at the clock's rising edge and turned off when the output is higher than 1.2% of the nominal regulation or when its current reaches the peak skip current limit value. Then, the inductor current is discharging to OA and stays at zero (the internal clock is disabled), and the output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the PFET will be turned on again at the rising edge of the internal clock as it repeats the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops 1.2% below the nominal voltage.

Submit Document Feedback intersil FN8713.6 16




FIGURE 45. SKIP MODE OPERATION WAVEFORMS

Frequency Adjust

The frequency of operation is fixed at 2MHz when FS is tied to VIN. The switching frequency is adjustable in the range from 500kHz to 4MHz with a resistor from FS to SGND according to Equation 1:

$$R_{FS}[k\Omega] = \frac{220 \cdot 10^3}{f_{OSC}[kHz]} - 14 \tag{EQ. 1}$$

The ISL78235 also has frequency synchronization capability by connecting the SYNC pin to an external square pulse waveform. The frequency synchronization feature will synchronize the positive edge trigger and its switching frequency up to 4MHz. The synchronization positive pulse width should be 100ns or greater for proper operation. The minimum external SYNC frequency is half of the free running oscillator frequency (either the default 2MHz when FS tied to VIN or determined by the resistor from FS to SGND).

Overcurrent Protection

The overcurrent protection is realized by monitoring the CSA output with the OCP comparator, as shown in Figure 3 on page 3. The current-sensing circuit has a gain of 170mV/A typical, from the PFET current to the CSA output. When the CSA output reaches the threshold, the OCP comparator is tripped to turn off the PFET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFET.

Upon detection of an overcurrent condition, the upper MOSFET is immediately turned off and is not turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1. If on the subsequent cycle another overcurrent condition is detected, the OC fault counter is incremented. If there are 17 sequential OC fault detections, the regulator is shut down under an overcurrent fault condition. An overcurrent fault condition results in the regulator attempting to restart in a hiccup mode within the delay of eight soft-start periods. At the end of the 8th soft-start wait period, the fault counters are reset and soft-start is attempted again. If the overcurrent condition goes away during the delay of 8 soft-start periods, the output will resume back into regulation point after hiccup mode expires.

Negative Current Protection

Similar to overcurrent, the negative current protection is realized by monitoring the current across the low-side NFET, as shown in Figure 3 on page 3. When the valley point of the inductor current reaches -3A for 4 consecutive cycles, both PFET and NFET are off. A 100Ω discharge circuit in parallel to the NFET activates to discharge the output into regulation. The regulator resumes switching operation when output is within regulation. The regulator will be in PFM for 20μ s before switching to PWM if necessary.

PG

PG is an open-drain output of a window comparator that continuously monitors the buck regulator output voltage. PG is actively held low when EN is low and during the buck regulator soft-start period. A 1ms delay after the soft-start period, PG becomes high impedance as long as the output voltage is within nominal regulation voltage set by VFB. When the voltage at FB pin drops 15% below 0.6V or rises above 0.8V, the ISL78235 pulls PG low. Any fault condition forces PG low until the fault condition is cleared and after soft-start completes. For logic level output voltages, connect an external pull-up resistor between PG and VIN. A 100k Ω resistor works well in most applications.

UVLO

When the input voltage is below the Undervoltage Lockout (UVLO) threshold (2.5V typical), the regulator is disabled.

Soft Start-Up

The soft start-up circuit reduces the inrush current during power- up. The soft-start block outputs a ramp reference to the input of the error amplifier. This voltage ramp limits the slew rate of inductor current as well as the output voltage, so that the output voltage rises in a controlled fashion. When VFB is less than 0.1V at the beginning of the soft-start, the switching frequency is reduced to 200kHz, so that the output can start-up smoothly at light load condition. During soft-start, the IC operates in the skip mode to support prebiased output condition.

Submit Document Feedback 17 intersil FN8713.6

Tie SS to SGND for internal soft-start (1ms typical). Connect a capacitor from SS to SGND to adjust the soft-start time. This capacitor, along with an internal 2.1µA current source, sets the soft-start interval of the converter, t_{SS} as shown by Equation 2.

$$C_{SS}[\mu F] = 3.1 \cdot t_{SS}[s]$$
 (EQ. 2)

CSS must be less than 33nF to insure proper soft-start reset after fault condition.

Enable

The Enable (EN) input allows the user to control the turning on or off of the regulator for purposes such as power-up sequencing or minimizing power dissipation when the output is not needed. When the regulator is enabled, there is typically a 600µs delay for waking up the bandgap reference and then the soft start-up begins.

Discharge Mode (Soft-Stop)

When a transition to shutdown mode occurs, (EN low or fault condition) or the VIN UVLO is set, the output is discharged to GND through an internal 100Ω switch on the PHASE pin.

Power MOSFETs

The power MOSFETs are optimized for highest efficiency. The ON-resistance for the PFET is typically $35m\Omega$ and the ON-resistance for the NFET is typically $11m\Omega$.

100% Duty Cycle

The ISL78235 features a 100% duty cycle operation to maximize the battery operation life and provide very low dropout down to the minimum operating voltage. When the battery voltage drops to a level that the ISL78235 can no longer maintain the regulation at the output, the regulator completely turns on the PFET. The maximum dropout voltage under the 100% duty cycle operation is the product of the load current and the ON-resistance of the PFET.

Thermal Shutdown

The ISL78235 has built-in over-temperature thermal protection. When the internal temperature reaches +150°C, the regulator completely shuts down. As the temperature drops to +125°C, the ISL78235 resumes operation after a soft-start cycle.

Applications Information

Output Inductor and Capacitor Selection

To consider steady state and transient operation, the ISL78235 typically uses a 0.33µH to 0.78µH output inductor. Higher or lower inductor values can be used to optimize the total converter system performance. For example, for a higher output voltage 3.3V application, in order to decrease the inductor current ripple and output voltage ripple, the output inductor value can be increased. It is recommended to set the ripple inductor current to approximately 30% of the maximum output current for optimized

performance. The inductor ripple current can be expressed as shown in Equation 3:

$$\Delta I = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{L \cdot f_{SW}}$$
 (EQ. 3)

The inductor's saturation current rating needs to be larger than the positive peak current limit specified in the electrical specification table. The ISL78235 has a typical peak current limit of 7.5A. The inductor saturation current needs to be over 7.5A for proper operation.

The ISL78235 uses an internal compensation network for regulator stability and the output capacitor value is dependent on the output voltage. The recommended ceramic capacitors are low ESR X7R rated or better. The recommended minimum output capacitor values are shown in Table 2 on page 6.

Table 2, shows the minimum output capacitor value is given for the different output voltages to make sure that the whole converter system is stable. Additional output capacitance should be added for better performance in applications where high load transient or low output ripple is required. It is recommended to check the system level performance along with the simulation model.

Output Voltage Selection

The output voltage of the regulator is programmed with an external resistor divider that is used to scale the output voltage relative to the internal reference voltage (0.6V) and fed back to the inverting input of the error amplifier FB pin (see Figure 46).




FIGURE 46. PROGRAMMING OUTPUT VOLTAGE WITH R2 AND R3

The output voltage programming resistor R₂ (from VOUT to FB) will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor, R₃ (from FB to GND), is typically between $10k\Omega$ and $100k\Omega$. R_2 is chosen as shown in Equation 4. Where VFB = 0.6V and V_{OUT} is the output voltage.

$$R_2 = R_3 \left(\frac{V_{OUT}}{VFB} - 1 \right)$$
 (EQ. 4)

Submit Document Feedback FN8713.6 18 intersil September 22, 2016 There is a leakage current from VIN to PHASE. It is recommended to preload the output with 10µA minimum for accurate output voltage. For improved loop stability performance, add 10pF to 22pF in parallel with R2. Check loop analysis before use in application. See "Loop Compensation Design" for more information.

Input Capacitor Selection

The main functions for the input capacitor are to provide decoupling of the parasitic inductance and to provide a filtering function to prevent the switching current flowing back to the input rail. Two 22µF low ESR X7R rated ceramic capacitors in parallel with a 0.1µF high frequency decoupling capacitor placed very close to the VIN/VDD and SGND/PGND pins is a good starting point for the input capacitor selection.

Loop Compensation Design

When COMP is not connected to VDD, the COMP pin is active for external loop compensation. The ISL78235 uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current-sensing circuit in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant and the system becomes a single order system. It is much easier to design a type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 47 shows the small signal model of the synchronous buck regulator.




FIGURE 47. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK **REGULATOR**




FIGURE 48. TYPE II COMPENSATOR

Figure 48 shows the type II compensator and its transfer function is expressed as **Equation 5**:

$$A_{v}(S) = \frac{\hat{v}_{comp}}{\hat{v}_{FB}} = \frac{GM \cdot R_{3}}{(C_{6} + C_{7}) \cdot (R_{2} + R_{3})} \cdot \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)} \quad \text{(EQ. 5)}$$

$$\omega_{cz1} = \frac{1}{R_6C_6}, \quad \omega_{cz2} = \frac{1}{R_2C_3}, \quad \omega_{cp1} = \frac{C_6 + C_7}{R_6C_6C_7}, \quad \omega_{cp2} = \frac{R_2 + R_3}{C_3R_2R_3}$$

Compensator design goal:

High DC gain

Choose Loop bandwidth fc ~100kHz or less

Gain margin: >10dB

Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of f_c has a unity gain. Therefore, the compensator resistance R₆ is determined by

$$R_{6} = \frac{2\pi f_{c} V_{o} C_{o} R_{t}}{GM \cdot V_{FB}} = 13.7 \times 10^{3} \cdot f_{c} V_{o} C_{o}$$
 (EQ. 6)

Where GM is the transconductance, g_m, of the voltage error amplifier and Rt is the gain of the current sense amplifier. Compensator capacitors C_6 and C_7 are given by Equation 7.

$$C_{6} = \frac{R_{o}C_{o}}{R_{6}} = \frac{V_{o}C_{o}}{I_{o}R_{6}}, C_{7} = max(\frac{R_{c}C_{o}}{R_{6}}, \frac{1}{\pi f_{s}R_{6}})$$
 (EQ. 7)

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower in Equation 7. An optional zero can boost the phase margin. ω_{CZ2} is a zero due to R2 and C3.

Put compensator zero 2 to 5 times f_c:

$$C_3 = \frac{1}{\pi f_c R_2} \tag{EQ. 8}$$

Submit Document Feedback intersil FN8713.6 19

Example: $V_{IN} = 5V$, $V_0 = 1.8V$, $I_0 = 5A$, $f_{SW} = 2MHz$, $R_2 = 200k\Omega$, R_3 = 100k Ω , C_0 = 2 x22 $\mu F/10 m\Omega$, L = 0.68 μH , f_c = 100kHz, then compensator resistance R₆:

$$R_6 = 13.7 \times 10^3 \cdot 100 \,\text{kHz} \cdot 1.8 \,\text{V} \cdot 44 \,\mu\text{F} = 108 \,\text{k}\Omega$$
 (EQ. 9)

It is acceptable to use $107k\Omega$ as the closest standard value for


$$C_6 = \frac{1.8 \text{V} \cdot 44 \mu \text{F}}{5 \text{A} \cdot 107 \text{k}\Omega} = 148 \text{pF}$$
 (EQ. 10)

$$C_7 = \ max(\frac{10 m \Omega \cdot 44 \mu F}{107 k \Omega}, \frac{1}{\pi \cdot 2 M Hz(107 k \Omega)}) = \ (4.1 p F, 1.5 p F) \ (\text{EQ. 11})$$

It is also acceptable to use the closest standard values for ${\rm C_6}$ and C_{7} . There is approximately 3pF parasitic capacitance from V_{COMP} to GND. Therefore, C_7 is optional. Use C_6 = 150pF and C_7 = OPEN.

$$C_3 = \frac{1}{\pi 100 \text{kHz} \cdot 200 \text{kO}} = 16 \text{pF}$$
 (EQ. 12)

Use $C_3 = 10$ pF. Note that C_3 may increase the loop bandwidth from previous estimated value. Figure 49 shows the simulated voltage loop gain. It is shown that it has a 120kHz loop bandwidth with a 58° phase margin and 8dB gain margin. It may be more desirable to achieve an increased phase and gain margin. This can be accomplished by lowering R₆ by 10% to 20%.






FIGURE 49. SIMULATED LOOP GAIN AND PHASE

PCB Layout Recommendation

The PCB layout is a very important converter design step to make sure the designed converter works well. For the ISL78235 the power loop is composed of the output inductor L_0 , the output capacitor C_O, the PHASE pins and the PGND pin. It is necessary to make the power loop as small as possible and the connecting traces among them should be direct, short and wide. The switching node of the converter, the PHASE pins and the traces connected to the node are very noisy, so keep the voltage feedback trace away from these noisy traces. The input capacitor should be placed as close as possible to the VIN pin. The ground of the input and output capacitors should be connected as close as possible. The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad is preferable. In addition, a solid ground plane is helpful for better EMI performance. Refer to TB389 for via placement on the copper area of the PCB underneath the thermal pad for optimum thermal performance.

ISL78235

Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
September 22, 2016	FN8713.6	Corrected shifted connection in Block Diagram on page 3.
April 1, 2016	FN8713.5	Updated Figure 10 title on page 9.
December 11, 2015	FN8713.4	Added a new User Guide to Related Literature section on page 1. Added ISL78235EVAL2Z to the ordering information table on page 5. Added table1 on page 5.
November 10, 2015	FN8713.3	Added 5x5mmWFQFN information throughout datasheet. Removed "Li-lon Battery Powered devices" application bullet from page 1. Updated Note 1 on page 5 from "Add "-T*" suffix for tape and reel." to "Add "-T" suffix for 6k unit or "-T7A" suffix for 250 unit tape and reel options." On page 8, removed the test condition " $T_A = -40$ °C to $+105$ °C" for the I_{NLIMIT} specifications. On page 8, added " $T_A = -40$ °C to $+105$ °C to the test conditions of the Transresistance specification." In "PWM Control Scheme" on page 16 (last sentence) corrected a typo by changing "1.6V to "2.5V". Updated the "PCB Layout Recommendation" section.
July 1, 2015	FN8713.2	Figures 15 through 28 changed "CSS = 33nF" to "SS = GND".
February 20, 2015	FN8713.1	Electrical Spec table, Oscillator section on page 8: Changed nominal switching frequency minimum from 1700kHz to 1730kHz.
February 3, 2015	FN8713.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see www.intersil.com/en/products.html

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Submit Document Feedback 21 intersil FN8713.6 September 22, 2016


Package Outline Drawing


L16.3x3D


16 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 3/10



For the most recent package outline drawing, see <u>L16.3x3D</u>.







SEE DETAIL "X"

△ 0.08 C

// 0.10 C


- 1. Dimensions are in millimeters.
 - Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal \pm 0.05
- 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.25mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. JEDEC reference drawing: MO-220 WEED.


Submit Document Feedback 22 intersil FN8713.6


Package Outline Drawing


L16.5x5D

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN WITH WETTABLE FLANK) Rev 2, 5/14









0.80

For the most recent package outline drawing, see <u>L16.5x5D</u>.

0.20 0.10 (0.01) SECTION "C-C" **DETAIL "A" (DIMPLE DEPTH)**

BOTTOM VIEW

Ø0.05(M) C

NOTES:

- 1. Dimensions are in millimeters. Dimensions in () are for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension applies to the plated terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference document: JEDEC M0220.

Submit Document Feedback 23 FN8713.6 intersil