


Thyristor Module

3~ Rectifier	
V_{RRM}	= 1600
I_{DAV}	= 45
I_{FSM}	= 320

3~ Rectifier Bridge, half-controlled (high-side)


Part number

VVZ40-16io1



Backside: isolated

 E72873



Features / Advantages:

- Package with DCB ceramic base plate
- Improved temperature and power cycling
- Planar passivated chips
- Very low forward voltage drop
- Very low leakage current

Applications:

- Line rectifying 50/60 Hz
- Drives
- SMPS
- UPS


Package: V1-B-Pack

- Isolation Voltage: 3600 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Height: 17 mm
- Base plate: DCB ceramic
- Reduced weight
- Advanced power cycling

Rectifier

Symbol	Definition	Conditions	Ratings			
			min.	typ.	max.	
$V_{RSM/DSM}$	max. non-repetitive reverse/forward blocking voltage	$T_{VJ} = 25^\circ C$			1700	V
$V_{RRM/DRM}$	max. repetitive reverse/forward blocking voltage	$T_{VJ} = 25^\circ C$			1600	V
I_{RD}	reverse current, drain current	$V_{RD} = 1600 V$ $V_{RD} = 1600 V$	$T_{VJ} = 25^\circ C$ $T_{VJ} = 125^\circ C$		300 5	μA mA
V_T	forward voltage drop	$I_T = 15 A$ $I_T = 45 A$ $I_T = 15 A$ $I_T = 45 A$	$T_{VJ} = 25^\circ C$ $T_{VJ} = 125^\circ C$		1,12 1,47 1,07 1,52	V V
I_{DAV}	bridge output current	$T_C = 100^\circ C$ rectangular $d = \frac{1}{3}$	$T_{VJ} = 125^\circ C$		45	A
V_{T0} r_T	threshold voltage slope resistance } for power loss calculation only		$T_{VJ} = 125^\circ C$		0,85 15	V $m\Omega$
R_{thJC}	thermal resistance junction to case				1	K/W
R_{thCH}	thermal resistance case to heatsink			0,60		K/W
P_{tot}	total power dissipation		$T_C = 25^\circ C$		100	W
I_{TSM}	max. forward surge current	$t = 10 \text{ ms}; (50 \text{ Hz}), \text{sine}$ $t = 8,3 \text{ ms}; (60 \text{ Hz}), \text{sine}$ $t = 10 \text{ ms}; (50 \text{ Hz}), \text{sine}$ $t = 8,3 \text{ ms}; (60 \text{ Hz}), \text{sine}$	$T_{VJ} = 45^\circ C$ $V_R = 0 V$ $T_{VJ} = 125^\circ C$ $V_R = 0 V$		320 345 270 295	A A
I^2t	value for fusing	$t = 10 \text{ ms}; (50 \text{ Hz}), \text{sine}$ $t = 8,3 \text{ ms}; (60 \text{ Hz}), \text{sine}$ $t = 10 \text{ ms}; (50 \text{ Hz}), \text{sine}$ $t = 8,3 \text{ ms}; (60 \text{ Hz}), \text{sine}$	$T_{VJ} = 45^\circ C$ $V_R = 0 V$ $T_{VJ} = 125^\circ C$ $V_R = 0 V$		510 495 365 360	A^2s A^2s A^2s A^2s
C_J	junction capacitance	$V_R = 400 V$ $f = 1 \text{ MH}$	$T_{VJ} = 25^\circ C$	16		pF
P_{GM}	max. gate power dissipation	$t_p = 30 \mu s$ $t_p = 300 \mu s$	$T_C = 125^\circ C$		10 1 0,5	W W W
P_{GAV}	average gate power dissipation					
$(di/dt)_{cr}$	critical rate of rise of current	$T_{VJ} = 125^\circ C; f = 50 \text{ Hz}$ repetitive, $I_T = 45 A$ $t_p = 200 \mu s; di_G/dt = 0,3 A/\mu s;$ $I_G = 0,3 A; V_D = \frac{2}{3} V_{DRM}$ non-repet., $I_T = 15 A$			150	$A/\mu s$
$(dv/dt)_{cr}$	critical rate of rise of voltage	$V_D = \frac{2}{3} V_{DRM}$ $R_{GK} = \infty$; method 1 (linear voltage rise)	$T_{VJ} = 125^\circ C$		1000	$V/\mu s$
V_{GT}	gate trigger voltage	$V_D = 6 V$	$T_{VJ} = 25^\circ C$ $T_{VJ} = -40^\circ C$		1 1,2	V V
I_{GT}	gate trigger current	$V_D = 6 V$	$T_{VJ} = 25^\circ C$ $T_{VJ} = -40^\circ C$		65 80	mA mA
V_{GD}	gate non-trigger voltage	$V_D = \frac{2}{3} V_{DRM}$	$T_{VJ} = 125^\circ C$		0,2	V
I_{GD}	gate non-trigger current				5	mA
I_L	latching current	$t_p = 30 \mu s$ $I_G = 0,3 A; di_G/dt = 0,3 A/\mu s$	$T_{VJ} = 25^\circ C$		150	mA
I	holding current	$V_D = 6 V$ $R_{GK} = \infty$	$T_{VJ} = 25^\circ C$		100	mA
t_{gd}	gate controlled delay time	$V_D = \frac{1}{2} V_{DRM}$ $I_G = 0,3 A; di_G/dt = 0,3 A/\mu s$	$T_{VJ} = 25^\circ C$		2	μs
t_q	turn-off time	$V_R = 100 V; I_T = 15 A; V_D = \frac{2}{3} V_{DRM}$ $T_{VJ} = 125^\circ C$ $di/dt = 10 A/\mu s; dv/dt = 20 V/\mu s; t_p = 300 \mu s$		150		μs

Package V1-B-Pack			Ratings			
Symbol	Definition	Conditions	min.	typ.	max.	Unit
I_{RMS}	RMS current	per terminal			100	A
T_{VJ}	virtual junction temperature		-40		125	°C
T_{op}	operation temperature		-40		100	°C
T_{stg}	storage temperature		-40		125	°C
Weight				30		g
M_D	mounting torque		2		2,5	Nm
$d_{Spp/App}$	creepage distance on surface striking distance through air		terminal to terminal		6,0	mm
$d_{Spb/Apb}$			terminal to backside		12,0	mm
V_{ISOL}	isolation voltage	t = 1 second t = 1 minute	50/60 Hz, RMS; $I_{ISOL} \leq 1$ mA		3600 3000	V




Ordering	Ordering Number	Marking on Product	Delivery Mode	Quantity	Code No.
Standard	VVZ40-16io1	VVZ40-16io1	Box	5	466379

Equivalent Circuits for Simulation



* on die level

$T_{VJ} = 125$ °C

	Thyristor
$V_{0\max}$	threshold voltage
$R_{0\max}$	slope resistance *

0,85 V
12,5 mΩ

Outlines V1-B-Pack




Thyristor

Fig. 1 Forward current vs.
voltage drop per thyristor




Fig. 2 Surge overload current
vs. time per thyristor




Fig. 3 I^2t vs. time per thyristor




Fig. 4 Gate trigger characteristics




Fig. 5 Gate trigger delay time




Fig. 5 Max. forward current vs.
case temperature per thyristor




Fig. 4 Power dissipation vs. forward current
and ambient temperature per thyristor




Fig. 6 Transient thermal impedance junction to case
vs. time per thyristor