

DS5000FP Soft Microprocessor Chip

www.maxim-ic.com

FEATURES

8051-Compatible Microprocessor Adapts to Its Task

- Accesses between 8kB and 64kB of nonvolatile SRAM
- In-system programming via on-chip serial port
- Can modify its own program or data memory
- Accesses memory on a separate byte-wide bus

Crash-Proof Operation

- Maintains all nonvolatile resources for over 10 years
- Power-fail Reset
- Early Warning Power-fail Interrupt
- Watchdog Timer
- User-supplied lithium battery backs user SRAM for program/data storage


Software Security

- Executes encrypted programs to prevent observation
- Security lock prevents download
- Unlocking destroys contents

Fully 8051 Compatible

- 128 bytes scratchpad RAM
- Two timer/counters
- On-chip serial port
- 32 parallel I/O port pins

PIN CONFIGURATION



This data sheet must be used in conjunction with the Secure Microcontroller User's Guide, which contains operating information. This data sheet provides ordering information, pinout, and electrical specifications. Download the Secure Microcontroller User's Guide at www.maxim-ic.com/microcontrollers.

ORDERING INFORMATION

PART	TEMP RANGE	MAX CLOCK SPEED (MHz)	
DS5000FP-16	0°C to +70°C	16	80 QFP
DS5000FP-16+	0°C to +70°C	16	80 QFP

⁺ Denotes a Pb-free/RoHS-compliant device.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

1 of 22 REV: 070605


DESCRIPTION

The DS5000FP Soft Microprocessor Chip is an 8051-compatible processor based on NV RAM technology. It is substantially more flexible than a standard 8051, yet provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can program and then reprogram the microcontroller while in-system. The application software can even change its own operation, which allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV SRAM, the DS5000FP is ideal for data-logging applications and it connects easily to a Dallas real-time clock for time stamp and date.

The DS5000FP provides the benefits of NV RAM without using I/O resources. It uses a nonmultiplexed byte-wide address and data bus for memory access. This bus can perform all memory access and provides decoded chip enables for SRAM. This leaves the 32 I/O port pins free for application use. The DS5000FP uses ordinary SRAM and battery backs the memory contents with a user's external lithium cell. Data is maintained for over 10 years with a very small lithium cell. A DS5000FP also provides crash-proof operation in portable systems or systems with unreliable power. These features include the ability to save the operating state, Power-fail Reset, Power-fail Interrupt, and Watchdog Timer.

A user loads programs into the DS5000FP via its on-chip Serial Bootstrap Loader. This function supervises the loading of code into NV RAM, validates it, and then becomes transparent to the user. Software can be stored in an 8-kbyte or 32-kbyte CMOS SRAM. Using its internal Partitioning, the DS5000FP will divide this common RAM into user programmable code and data segments. This Partition can be selected at program loading time, but can be modified anytime later. It will decode memory access to the SRAM, communicate via its byte-wide bus and write-protect the memory portion designated as ROM. Combining program and data storage in one device saves board space and cost. The DS5000FP can also access a second 32 kbytes of NV RAM but this area is restricted to data memory. The DS2250(T) and DS5000(T) are available for a user who wants a pre-constructed module using the DS5000FP, RAM, lithium cell, and optional real-time clock. Each device is described in separate data sheets, available on our website at www.maxim-ic.com/microcontrollers. More details are contained in the Secure Microcontroller User's Guide.

DS5000FP BLOCK DIAGRAM Figure 1



PIN DESCRIPTION

PIN	NAME	FUNCTION
15, 17, 19, 21, 25, 27, 29, 31	P1.0-P1.7	General-Purpose I/O Port 1
34	RST	Active-High Reset Input. A logic 1 applied to this pin activates a reset state. This pin is pulled down internally so this pin can be left unconnected if not used.
36	P3.0/ RXD	General-Purpose I/O Port Pin 3.0. Also serves as the receive signal for the on board UART. This pin should not be connected directly to a PC COM port.
38	P3.1/ TXD	General-Purpose I/O Port Pin 3.1. Also serves as the transmit signal for the onboard UART. This pin should not be connected directly to a PC COM port.
39	P3.2/ INT0	General-Purpose I/O Port Pin 3.2. Also serves as the active-low External Interrupt 0.
40	P3.3/ INT1	General-Purpose I/O Port Pin 3.3. Also serves as the active-low External Interrupt 1.
41	P3.4/T0	General-Purpose I/O Port Pin 3.4. Also serves as the Timer 0 input.
44	P3.5/T1	General-Purpose I/O Port Pin 3.5. Also serves as the Timer 1 input.
45	P3.6/ WR	General-Purpose I/O Port Pin. Also serves as the write strobe for expanded bus operation.
46	P3.7/RD	General-Purpose I/O Port Pin. Also serves as the read strobe for expanded bus operation.
47, 48	XTAL2, XTAL1	Crystal Connections. Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output.
52, 53	GND	Logic Ground
49, 50, 51, 56, 58, 60, 64, 66	P2.0-P2.7	General-Purpose I/O Port 2. Also serves as the MSB of the expanded address bus.
68	PSEN	Program Store Enable. This active-low signal is used to enable an external program memory when using the expanded bus. It is normally an output and should be unconnected if not used. PSEN is also used to invoke the Bootstrap Loader. At this time, PSEN will be pulled down externally. This should only be done once the DS5000FP is already in a reset state. The device that pulls down should be open drain since it must not interfere with PSEN under normal operation.
70	ALE	Address Latch Enable. Used to de-multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a '373 type transparent latch. When using a parallel programmer, this pin also assumes the PROG function for programming pulses.
73	EA	External Access. This pin forces the DS5000FP to behave like an 8031. No internal memory (or clock) will be available when this pin is at a logic low. Since this pin is pulled down internally, it should be connected to $+5V$ to use NV RAM. In a parallel programmer, this pin also serves as V_{PP} for super voltage pulses.

PIN DESCRIPTION (continued)

PIN	NAME	FUNCTION
11, 9, 7, 5, 1, 79, 77, 75	P0.0-P0.7	General-Purpose I/O Port 0. This port is open-drain and cannot drive a logic 1. It requires external pullups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pullups.
13, 14	V_{CC}	Power Supply, +5V
16, 8, 18, 80, 76, 4, 6, 20, 24, 26, 28, 30, 33, 35, 37	BA14- BA0	Byte-Wide Address Bus Bits 14–0. This 15-bit bus is combined with the nonmultiplexed data bus (BD7–BD0) to access NV SRAM. Decoding is performed on $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$. Read/write access is controlled by R/W. BA14–BA0 connect directly to an 8k or 32k SRAM. If an 8k RAM is used, BA13 and BA14 are unconnected. Note: BA13 and BA14 are inverted from the true logical address. BA14 is lithium backed.
71, 69, 67, 65, 61, 59, 57, 55	BD7-BD0	Byte-Wide Data Bus Bits 7–0. This 8-bit bidirectional bus is combined with the nonmultiplexed address bus (BA14–BA0) to access NV SRAM. Decoding is performed on $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$. Read/write access is controlled by R/W. BD7–BD0 connect directly to an 8k or 32k SRAM, and optionally to a real-time clock.
10	R/W	Read/Write (Active Low). This signal provides the write enable to the SRAMs on the byte-wide bus. It is controlled by the memory map and partition. The blocks selected as Program (ROM) is write protected.
74	CE1	Active-Low Chip Enable 1. This is the primary decoded chip enable for memory access on the byte-wide bus. It connects to the chip enable input of one SRAM. $\overline{\text{CE1}}$ is lithium backed. It will remain in a logic high inactive state when V_{CC} falls below V_{LI} .
78	CE2	Active-Low Chip Enable 2. This chip enable is provided to bank switch to a second block of 32k bytes of nonvolatile data memory. It connects to the chip enable input of one SRAM or one lithium-backed peripheral such a real-time clock. CE2 is lithium backed. It will remain in a logic high inactive state when V _{CC} falls below V _{LI} .
12	V_{CCO}	V_{CC} Output. This is switched between V_{CC} and V_{LI} by internal circuits based on the level of V_{CC} . When power is above the lithium input, power will be drawn from V_{CC} . The lithium cell remains isolated from a load. When V_{CC} is below V_{LI} , the V_{CCO} switches to the V_{LI} source. V_{CCO} is connected to the V_{CC} pin of an SRAM.
54	V_{LI}	Lithium Voltage Input. Connect to a lithium cell greater than V_{LImin} and no greater than V_{LImax} as shown in the electrical specifications. Nominal value is $\pm 3V$.
2, 3, 22, 23, 32, 42, 43, 62, 63, 72	N.C.	No Connection. Do not connect.

INSTRUCTION SET

The DS5000FP executes an instruction set that is object code compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS5000FP. A complete description of the instruction set and operation are provided in the *Secure Microcontroller User's Guide*.

Also note that the DS5000FP is embodied in the DS5000(T) and DS2250(T) modules. The DS5000(T) combines the DS5000FP with one SRAM of either 8 or 32 kbytes and a lithium cell. An optional Real Time Clock is also available in the DS5000T. This is packaged in a 40-pin DIP module. The DS2250(T) is an identical function in a SIMM form factor. It also offers the option of a second 32k SRAM mapped as data on Chip Enable 2.

MEMORY ORGANIZATION

Figure 2 illustrates the memory map accessed by the DS5000FP. The entire 64k of program and 64k of data is available. The DS5000FP maps 32k of this space into the SRAM connected to the byte-wide bus. This is the area from 0000h to 7FFFh (32k) and is reached via $\overline{\text{CE1}}$. Any area not mapped into the NV RAM is reached via the Expanded bus on Ports 0 & 2. Selecting $\overline{\text{CE2}}$ provides another 32k of potential data storage. When $\overline{\text{CE2}}$ is used, no data is available on the ports. The memory map is covered in detail in the *Secure Microcontroller User's Guide*.

Figure 3 illustrates a typical memory connection for a system using 8k bytes of SRAM. Figure 4 shows a similar system with 32 kbytes. The byte-wide Address bus connects to the SRAM address lines. The bidirectional byte-wide data bus connects the data I/O lines of the SRAM. $\overline{\text{CE1}}$ provides the chip enable and R/\overline{W} is the write enable. An additional RAM could be connected to $\overline{\text{CE2}}$, with common connections for R/\overline{W} , BA14-0, and BD7-0.

POWER MANAGEMENT


The DS5000FP monitors power to provide Power-Fail Reset, early warning Power-Fail Interrupt, and switchover to lithium backup. It uses the lithium cell at V_{LI} as a reference in determining the switch points. These are called V_{PFW} , V_{CCMIN} , and V_{LI} respectively. When V_{CC} drops below V_{PFW} , the DS5000FP will perform an interrupt vector to location 2Bh if the power-fail warning was enabled. Full processor operation continues regardless. When power falls further to V_{CCMIN} , the DS5000FP invokes a reset state. No further code execution will be performed unless power rises back above V_{CCMIN} . $\overline{CE1}$, $\overline{CE2}$, $\overline{K/W}$ go to an inactive (logic 1) state. Any address lines that are high (due to encryption) will follow V_{CC} , except for BA14, which is lithium backed. V_{CC} is still the power source at this time. When V_{CC} drops further to below V_{LI} , internal circuitry will switch to the lithium cell for power. The majority of internal circuits will be disabled and the remaining nonvolatile states will be retained. The lithium cell will power any devices connected to VCCO at this time. V_{CCO} will be at the lithium battery voltage less a diode drop. This drop will vary depending on the load. Low-leakage SRAMs should be used for this reason. When a module is used, the lithium cell is selected by Dallas so absolute specifications are provided for the switch thresholds. When using the DS5000FP, the user must select the appropriate battery. The following formulas apply to the switch function:

$$V_{PFW} = 1.45 \text{ x V}_{LI}$$


$$V_{CCMIN} = 1.40 \text{ x V}_{LI}$$

$$V_{LI} \text{ Switch} = 1.0 \text{ x V}_{LI}$$


MEMORY MAP OF THE DS5000FP Figure 2



DS5000FP CONNECTION TO 8k X 8 SRAM Figure 3



DS5000FP CONNECTION TO 32k X 8 SRAM Figure 4



ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	0.3V to $+ (V_{CC} + 0.5V)$
Voltage Range on V _{CC} Relative to Ground	0.3V to +7.0V
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	40°C to +70°C
Soldering Temperature Range	

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Low Voltage	$V_{ m IL}$	-0.3		0.8	V	1
Input High Voltage	V_{IH1}	2.0		V _{CC} +0.3	V	1
Input High Voltage RST, XTAL1	V_{IH2}	3.5		$V_{CC} + 0.3$	V	1
Output Low Voltage at I _{OL} = 1.6mA (Ports 1, 2, 3)	V_{OL1}		0.15	0.45	V	
Output Low Voltage at I_{OL} = 3.2mA (Ports 0, ALE, \overline{PSEN} , BA14–BA0, BD7–BD0, R/ \overline{W} , \overline{CE} 1-2)	V_{OL2}		0.15	0.45	V	1
Output High Voltage at I_{OH} = -80 μ A (Ports 1, 2, 3)	V_{OH1}	2.4	4.8		V	1
Output High Voltage at I_{OH} = -400 μ A (Ports 0, ALE, \overline{PSEN} , BA14-BA0, BD7-BD0, R/ \overline{W} , \overline{CE} 1-2)	$V_{ m OH2}$	2.4	4.8		V	1
Input Low Current $V_{IN} = 0.45V$ (Ports 1, 2, 3)	I_{IL}			-50	μΑ	
Transition Current; 1 to 0 $V_{IN} = 2.0V$ (Ports 1, 2, 3)	I_{TL}			-500	μΑ	
Input Leakage Current $0.45 < V_{IN} < V_{CC}$ (Port 0)	I_{L}			±10	μΑ	
RST, EA Pulldown Resistor	R_{RE}	40		125	kΩ	
Stop Mode Current	I_{SM}			80	μΑ	4
Power-Fail Warning Voltage	$V_{ m PFW}$	4.15	4.6	4.75	V	1, 6
Minimum Operating Voltage	V _{CCmin}	4.05	4.5	4.65	V	1, 6
Operating Voltage	V_{CC}	$V_{\text{CC(MIN)}}$		5.5	V	1, 6
Lithium Supply Voltage	$V_{\rm LI}$	2.9		3.3	V	1
Programming Supply Voltage (Parallel Program Mode)	V_{pp}	12.5		13	V	1
Program Supply Current	I_{PP}		15	20	mA	

DC CHARACTERISTICS (continued)

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Operating Current at 16MHz	I_{CC}			36	mA	2
Idle Mode Current at 12MHz	I_{IDLE}			6.2	mA	3
Output Supply Voltage	V _{CCO1}	V _{CC} - 0.3			V	1
Output Supply Voltage (Battery-Backed Mode)	V_{CCO2}	V _{LI} - 0.65	V_{LI} - 0.5		V	8
Output Supply Current at $V_{CCO} = V_{CC} - 0.3V$	I _{CCO1}		80		mA	2
Battery-Backed Quiescent Current	I_{LI}		5	75	nA	7

NOTES:


- 1. All voltages are referenced to ground.
- 2. Maximum operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5$ V; XTAL2 disconnected; $\overline{EA} = RST = PORT0 = V_{CC}$.
- 3. Idle mode I_{CC} is measured with all output pins disconnected; XTAL1 driven at 12MHz with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5$ V; XTAL2 disconnected; $\overline{EA} = PORT0 = V_{CC}$, $RST = V_{SS}$.
- 4. Stop mode I_{CC} is measured with all output pins disconnected; \overline{EA} = PORT0 = V_{CC} ; XTAL2 not connected; RST = V_{SS} .
- 5. Crystal startup time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on-chip oscillator. The user should check with the crystal vendor for the worst-case spec on this time.
- 6. Assumes $V_{LI} = 3.3V$ maximum.
- 7. I_{LI} is the current drawn from V_{LI} when $V_{CC} = 0V$ and V_{CCO} is disconnected.
- 8. $I_{CCO} = 10 \mu A$.

AC CHARACTERISTICS: EXPANDED BUS MODE TIMING SPECIFICATIONS


 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	PARAMETER	/	SYMBOL	MIN	MAX	UNITS
1	Oscillator Frequency		1/t _{CLK}	1.0	16	MHz
2	ALE Pulse Width		$t_{\rm ALPW}$	2t _{CLK} -40		ns
3	Address Valid to ALE Low		t _{AVALL}	t _{CLK} -40		ns
4	Address Hold After ALE Low		t _{AVAAV}	t _{CLK} -35		ns
5	ALE Low to Valid Instruction In	at 12MHz at 16MHz	- t _{ALLVI}		4t _{CLK} -150 4t _{CLK} -90	ns
6	ALE Low to PSEN Low		t _{ALLPSL}	t _{CLK} -25	THE PARTY	ns
7	PSEN Pulse Width		t_{PSPW}	3t _{CLK} -35		ns
8	PSEN Low to Valid Instruction In	at 12MHz	t _{PSLVI}		3t _{CLK} -150 3t _{CLK} -90	ns
9	Input Instruction Hold after PSEN		t_{PSIV}	0	- CLK	ns
10	Input Instruction Float after PSEN	Going High	t_{PSIX}		t _{CLK} -20	ns
11	Address Hold after PSEN Going H	ligh	$t_{ m PSAV}$	t _{CLK} -8		ns
12	Address Valid to Valid	at 12MHz			5t _{CLK} -150	ng
12	Instruction In	at 16MHz	t_{AVVI}		5t _{CLK} -90	ns
13	PSEN Low to Address Float		t_{PSLAZ}	0		ns
14	RD Pulse Width		t_{RDPW}	6t _{CLK} -100		ns
15	WR Pulse Width		t_{WRPW}	6t _{CLK} -100		ns
16	RD Low to Valid Data In	at 12MHz	t		5t _{CLK} -165	ne
10	KD LOW to Valid Data in	at 16MHz	$ t_{ m RDLDV}$		5t _{CLK} -105	ns
17	Data Hold after RD High		$t_{ m RDHDV}$	0		ns
18	Data Float after RD High		$t_{ m RDHDZ}$		2t _{CLK} -70	ns
19	ALE Low to Valid Data In	at 12MHz	+		8 _{CLK} -150	nc
19	ALE LOW to Valid Data III	at 16MHz	t_{ALLVD}		8t _{CLK} -90	ns
20	Valid Address to Valid Data In	at 12MHz	$t_{ m AVDV}$		9t _{CLK} -165	ns
20	vana radiess to vana Data in	at 16MHz	tAVDV		9t _{CLK} -105	113
21	ALE Low to \overline{RD} or \overline{WR} Low		t_{ALLRDL}	3t _{CLK} -50	$3t_{CLK} + 50$	ns
22	Address Valid to RD or WR Low		$t_{ m AVRDL}$	4t _{CLK} -130		ns
23	Data Valid to WR Going Low		$t_{ m DVWRL}$	t _{CLK} -60		ns
24	Data Valid to WR High	at 12MHz		7t _{CLK} -150		ng
∠+	Data vallu to WK filgii	at 16MHz	t _{DVWRH}	7t _{CLK} -90	-	ns
25	Data Valid after WR High		t_{WRHDV}	t _{CLK} -50		ns
26	RD Low to Address Float		t_{RDLAZ}		0	ns
27	RD or WR High to ALE High		$t_{ m RDHALH}$	t _{CLK} -40	t _{CLK} +50	ns


EXPANDED PROGRAM MEMORY READ CYCLE




EXPANDED DATA MEMORY READ CYCLE



EXPANDED DATA MEMORY WRITE CYCLE



EXTERNAL CLOCK TIMING



AC CHARACTERISTICS: EXTERNAL CLOCK DRIVE

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$


#	PARAMETER	}	SYMBOL	MIN	MAX	UNITS	
20	28 External Clock High Time	at 12MHz		4	20		10 G
28		at 16MHz	$t_{ m CLKHPW}$	15		ns	
29	External Clock Low Time	at 12MHz	+	20		n a	
29	29 External Clock Low Time	at 16MHz	$t_{ m CLKLPW}$	15		ns	
30	External Clock Rise Time	at 12MHz	+		20	ng	
30	External Clock Rise Time	at 16MHz	$t_{ m CLKR}$		15	ns	
21	21 F / 101 1 F 11 T'	at 12MHz	+		20	na	
31 External	External Clock Fall Time	at 16MHz	$t_{ m CLKF}$		15	ns	

AC CHARACTERISTICS: SERIAL PORT TIMING—MODE 0

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

<u>, , , , , , , , , , , , , , , , , , , </u>	, , , ,				
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
35	Serial Port Cycle Time	t_{SPCLK}	12t _{CLK}		μs
36	Output Data Setup to Rising Clock Edge	t_{DOCH}	10t _{CLK} -133		ns
37	Output Data Hold after Rising Clock Edge	t_{CHDO}	2t _{CLK} -117		ns
38	Clock Rising Edge to Input Data Valid	t_{CHDV}		10t _{CLK} -133	ns
39	Input Data Hold after Rising Clock Edge	$t_{ m CHDIV}$	0		ns

SERIAL PORT TIMING—MODE 0




AC CHARACTERISTICS: POWER CYCLE TIMING

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
32	Slew Rate from V_{CCmin} to V_{LImax}	t_{F}	40		μs
33	Crystal Startup Time	t_{CSU}		(Note 5)	
34	Power-On Reset Delay	t_{POR}		21,504	t_{CLK}

POWER CYCLE TIMING




AC CHARACTERISTICS: PARALLEL PROGRAM LOAD TIMING

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Oscillator Frequency	1/t _{CLK}	1.0	12.0	MHz
41	Address Setup to PROG Low	$t_{ m AVPRL}$	0		
42	Address Hold after PROG High	t_{PRHAV}	0		
43	Data Setup to PROG Low	$t_{ m DVPRL}$	0		
44	Data Hold after PROG High	$t_{ m PRHDV}$	0		
45	P2.7, 2.6, 2.5 Setup to V _{PP}	t _{P27HVP}	0		
46	V_{PP} Setup to \overline{PROG} Low	$t_{ m VPHPRL}$	0		
47	V_{PP} Hold after \overline{PROG} Low	$t_{ m PRHVPL}$	0		
48	PROG Width Low	$t_{ m PRW}$	2400		t_{CLK}
49	Data Output from Address Valid	$t_{ m AVDV}$		48 (1800*)	t_{CLK}
50	Data Output from P2.7 Low	t _{DVP27L}		48 (1800*)	t_{CLK}
51	Data Float after P2.7 High	t _{P27HDZ}	0	48 (1800*)	t_{CLK}
52	Delay to Reset/PSEN Active after Power-On	t_{PORPV}	21,504		t_{CLK}
53	Reset/PSEN Active (or Verify Inactive) to V _{PP} High	t_{RAVPH}	1200		t_{CLK}
54	V _{PP} Inactive (Between Program Cycles)	t_{VPPPC}	1200		t_{CLK}
55	Verify Active Time	$t_{ m VFT}$	48 (2400*)		t_{CLK}

^{*}Second set of numbers refers to expanded memory programming up to 32kBytes.

PARALLEL PROGRAM LOAD TIMING



CAPACITANCE

 $(T_A = +25^{\circ}C, Test Frequency = 1MHz.)$


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Output Capacitance	Co			10	pF	
Input Capacitance	C_{I}			10	pF	

AC CHARACTERISTICS: BYTE-WIDE ADDRESS/DATA BUS TIMING


 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
56	Delay to Embedded Address Valid from $\overline{\text{CE1}}$ Low During Opcode Fetch	t _{CE1LPA}		20	ns
57	CE1 or CE2 Pulse Width	t_{CEPW}	$4t_{CLK}$ -15		ns
58	Embedded Address Hold after CE1 High During Opcode Fetch	t _{CE1HPA}	2t _{CLK} -20		ns
59	Embedded Data Setup to CE1 High During Opcode Fetch	t _{OVCE1H}	$1t_{\text{CLK}} + 40$		ns
60	Embedded Data Hold after CE1 High During Opcode Fetch	t _{CE1HOV}	10		ns
61	Embedded Address Hold after $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ High During MOVX	t_{CEHDA}	4t _{CLK} -30		ns
62	Delay from Embedded Address Valid to $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ Low During MOVX	t_{CELDA}	4t _{CLK} -25		ns
63	Embedded Data Hold Setup to CE1 or CE2 High During MOVX (Read)	$t_{ m DACEH}$	$1t_{\text{CLK}} + 40$		ns
64	Embedded Data Hold after CE1 or CE2 High During MOVX (Read)	t_{CEHDV}	10		ns
65	Embedded Address Valid to R/\overline{W} Active During MOVX (Write)	t_{AVRWL}	3t _{CLK} -35		ns
66	Delay from R/\overline{W} Low to Valid Data Out During MOVX (Write)	t_{RWLDV}	20		ns
67	Valid Data Out Hold Time from $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ High	t_{CEHDV}	1t _{CLK} -15		ns
68	Valid Data Out Hold Time from R/\overline{W} High	t_{RWHDV}	0		ns
69	Write Pulse Width (R/W Low Time)	$t_{ m RWLPW}$	6t _{CLK} -20		ns


BYTE-WIDE ADDRESS/DATA BUS OPCODE FETCH CYCLE



BYTE-WIDE ADDRESS/DATA BUS OPCODE FETCH WITH DATA MEMORY READ




BYTE-WIDE ADDRESS/DATA BUS OPCODE FETCH WITH DATA MEMORY WRITE



PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)



REVISION HISTORY

DATE	DESCRIPTION		
070605	 Added Pb-free part to Ordering Information table. Added operating voltage specification. (This is not a new specification because operating voltage is implied in the testing limits, but rather a clarification.) Updated Absolute Maximum Ratings soldering temperature to reference JEDEC standard. Added voltage rang on V_{CC} relative to ground specification to Absolute Maximums. Changed "Secure Microcontroller Data Book" references to "Secure Microcontroller User's Guide." 		