

GENERAL DESCRIPTION

The 83056 is a low skew, 6:1, Single-ended Multiplexer from IDT. The 83056 has six selectable singleended clock inputs and one single-ended clock output. The output has a $\dot{V}_{\mbox{\tiny DDO}}$ pin which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug purposes. The device operates up to 250MHz and is packaged in a 16 TSSOP package.

FEATURES

- 6:1 single-ended multiplexer
- Q nominal output impedance: $7\Omega (V_{ppo} = 3.3V)$
- · Maximum output frequency: 250MHz
- Propagation delay: 3ns (maximum), V_{DD} = V_{DDD} = 3.3V
- Input skew: 225ps (maximum), $V_{DD} = V_{DDO} = 3.3V$
- Part-to-part skew: 475ps (maximum), $V_{pp} = V_{ppo} = 3.3V$
- Additive phase jitter, RMS: 0.19ps (typical), 3.3V/3.3V
- Operating supply modes:

 V_{DD}/V_{D}

3.3V/3.3V


3.3V/2.5V

3.3V/1.8V


2.5V/2.5V

- 2.5V/1.8V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



83056 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body **G** Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.
2, 4	nc	Unused		No connect.
6, 8, 9, 11, 13, 15	CLK5, CLK4, CLK3, CLK2, CLK1, CLK0	Input	Pulldown	Single-ended clock inputs. LVCMOS/LVTTL interface levels.
3	OE	Input	Pullup	Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels.
5	GND	Power		Power supply ground.
7, 10, 14	SEL2, SEL1, SEL0	Input	Pulldown	Clock select input. See Control Input Function Table. LVCMOS / LVTTL interface levels.
12	V _{DD}	Power		Core and input supply pin.
16	V _{DDO}	Power		Output supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
	Power Dissipation Capacitance (per output)	V = 3.465V		18		pF
C _{PD}		V = 2.625V		20		pF
	(por carpar)	V = 1.89V		30		pF
		V = 3.465V		7		Ω
R _{out}	Output Impedance	V = 2.625V		7		Ω
		V = 1.89V		10		Ω

TABLE 3. CONTROL INPUT FUNCTION TABLE

	Control Inputs		Input Selected to Q
SEL2	SEL1	SEL0	input Selected to Q
0	0	0	CLK0
0	0	1	CLK1
0	1	0	CLK2
0	1	1	CLK3
1	0	0	CLK4
1	0	1	CLK5
1	1	0	LOW
1	1	1	LOW



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V 4.6V

Inputs, V -0.5V to $V_{DD} + 0.5 V$ Outputs, V -0.5V to $V_{DDO} + 0.5V$

Package Thermal Impedance, $\theta_{\text{\tiny LA}}$ 89°C/W (0 lfpm) Storage Temperature, T_{stg}

-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				40	mA
I _{DDO}	Output Supply Current				5	mA

Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				40	mA
I _{DDO}	Output Supply Current				5	mA

Table 4C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		1.71	1.8	1.89	V
l _{DD}	Power Supply Current				40	mA
l _{DDO}	Output Supply Current				5	mA

Table 4D. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
l _{DD}	Power Supply Current				35	mA
I _{DDO}	Output Supply Current				5	mA

Table 4E. Power Supply DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDD} = 1.8V \pm 0.2V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		1.71	1.8	1.89	V
I _{DD}	Power Supply Current				35	mA
I _{DDO}	Output Supply Current				5	mA



Table 4F. LVCMOS/LVTTL DC Characteristics, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\/	Input High Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	1.7		V _{DD} + 0.3	V
V	Input Low Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	-0.3		0.8	V
V	Imput Low Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	-0.3		0.7	V
I	Input High Current	CLK0:CLK5, SEL0:SEL2	$V_{_{DD}} = 3.3V \text{ or } 2.5V \pm 5\%$			150	μΑ
IH		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$			5	μΑ
I	Input Low Current	CLK0:CLK5, SEL0:SEL2	$V_{DD} = 3.3V \text{ or } 2.5V \pm 5\%$	-5			μΑ
		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$	-150			μA
			$V_{_{\rm DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$	2.6			V
V _{OH}	Output HighVoltage		$V_{_{\rm DDO}} = 2.5 \text{V} \pm 5\%; \text{ NOTE 1}$	1.8			V
			$V_{_{\rm DDO}} = 1.8V \pm 5\%; \text{ NOTE 1}$	V _{DD} - 0.3			V
	Output Low Voltage		$V_{_{\rm DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$			0.5	V
V _{OL}			$V_{_{DDO}} = 2.5V \pm 5\%; NOTE 1$			0.45	V
			$V_{DDO} = 1.8V \pm 5\%$; NOTE 1			0.35	V

NOTE 1: Outputs terminated with 50W to V_{DDD}/2. See Parameter Measurement section, "Load Test Circuit" diagrams.

Table 5A. AC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.4	2.7	3.0	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.5	2.7	2.9	ns
tsk(i)	Input Skew; NOTE 2			55	225	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 3	155.52MHz, (12kHz to 20MHz)		0.19		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				475	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	50		500	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation	@ 100MHz		45		dB

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Driving only one input clock.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.



Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.5	2.8	3.1	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.6	2.8	3.0	ns
tsk(i)	Input Skew; NOTE 2			45	150	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 3	155.52MHz, (12kHz to 20MHz)		0.14		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				400	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	50		500	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation	@ 100MHz		45		dB

NOTE 1: Measured from $V_{_{DD}}/2$ of the input to $V_{_{DDO}}/2$ of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Driving only one input clock.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.

Table 5C. AC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddo} = 1.8V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.7	3.2	3.8	ns
tp _{н∟}	Propagation Delay, High to Low; NOTE 1		2.8	3.3	3.8	ns
tsk(i)	Input Skew; NOTE 2			50	150	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 3	155.52MHz, (12kHz to 20MHz)		0.16		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				475	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		700	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation	@ 100MHz		45		dB

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Driving only one input clock.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{_{DDO}}/2$.



Table 5D. AC Characteristics, $V_{dd} = V_{ddd} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.5	3.0	3.5	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.5	2.9	3.4	ns
tsk(i)	Input Skew; NOTE 2			60	175	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 3	155.52MHz, (12kHz to 20MHz)		0.21		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				300	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		500	ps
odc	Output Duty Cycle		40		60	%
MUX	MUX Isolation	@ 100MHz		45		dB

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Driving only one input clock.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.

Table 5E. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm -5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1		2.6	3.3	4.0	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.7	3.3	4.0	ns
tsk(i)	Input Skew; NOTE 2			50	150	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 3	155.52MHz, (12kHz to 20MHz)		0.17		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				325	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		700	ps
odc	Output Duty Cycle		40		60	%
MUX	MUX Isolation	@ 100MHz		45		dB

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDD}/2$ of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Driving only one input clock.


NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppc}/2.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the

fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise

floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






3.3V Core/2.5V OUTPUT LOAD AC TEST CIRCUIT

3.3V Core/1.8V OUTPUT LOAD AC TEST CIRCUIT







2.5 CORE/1.8V OUTPUT LOAD ACTEST CIRCUIT


PART-TO-PART SKEW








PROPAGATION DELAY OUTPUT RISE/FALL TIME





INPUT SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1 k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.



RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} vs.$ Air Flow Table for 16 Lead TSSOP

$\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards137.1°C/W118.2°C/W106.8°C/WMulti-Layer PCB, JEDEC Standard Test Boards89.0°C/W81.8°C/W78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 83056 is: 874



PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIDOL	Minimum	Maximum	
N	1	6	
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	4.90	5.10	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 E	BASIC	
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83056AGILF	83056AIL	16 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
83056AGILFT	83056AIL	16 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
Α	T8	12	Ordering Information Table - added Lead-Free marking.	1/18/06		
В	T5A - T5E	1 4 - 6 7	Features Section - added Additive Phase Jitter bullet. AC Characteristics Tables - added tjit row and spec. Added Additive Phase Jitter section.	01/04/07		
В	T8	13	Ordering Information - removed leaded devices. Updated data sheet format.	3/20/15		
В	Т8	13	Ordering Information - Removed ICS from the Part/Order Number. Deleted LF note below table. Updated header and footer.	3/10/16		





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved